← Back to Patent Explorer
US4090350A Expired / Lapsed US ⏱️ 0.0 years remaining

Electronic timepiece

Assignee: Citizen Watch Co Ltd
•
Filing: 1976-05-03
•
Granted: 1978-05-23
•
Expires: 1996-05-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A switch mechanism for an electronic timepiece comprises a minimum number of control switches and an electric circuit means associated therewith. The electric circuit means is arranged such that when the control switches are actuated independently of each other the control switches provide respective switching functions whereas when selected ones of the control switches are concurrently actuated respective switching functions of the control switches are inhibited and, instead thereof, another switching function is provided.

Inventors

  • 👤 Yasushi Nomura

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 15:27
CPC Classifications
G; G04; G04G; G04G9/00; G04G9/0064; G04G9/007; G04G19/00; G04G5/00; G04G5/04; G04G5/043; G04G5/045

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 134 words
In an electronic timepiece having a plurality of control switches, the improvement comprising: first means coupled to a first of said control switches for generating an output corresponding to a first switching function when said first of said control switches is actuated; second means coupled to a second one of said control switches for generating an output corresponding to a second switching function when said second of said control switches is actuated; third means coupled to first and second control switches for generating an output corresponding to a third switching function when said first and second control switches are concurrently actuated; and said first and second means coupled to said third means whereby said first and second switching functions are inhibited when said third means generates the output corresponding to said third switching means.
Claim 2
Dependent Claim 134 words
In an electronic timepiece having a plurality of control switches, the improvement comprising: first means coupled to a first of said control switches for generating an output corresponding to a first switching function when said first of said control switches is actuated; second means coupled to a second one of said control switches for generating an output corresponding to a second switching function when said second of said control switches is actuated; third means coupled to first and second control switches for generating an output corresponding to a third switching function when said first and second control switches are concurrently actuated; and said first and second means coupled to said third means whereby said first and second switching functions are inhibited when said third means generates the output corresponding to said third switching means.
Claim 3
Dependent Claim 40 words
The improvement according to claim 1, in which said first and second means comprise first and second timers, respectively, which are arranged to generate said outputs when a predetermined time interval has passed after the actuations of said control switches.
Claim 4
Dependent Claim 26 words
The improvement according to claim 2, in which said third means comprises a third timer arranged to generate the output corresponding to said third switching function.
Claim 5
Dependent Claim 20 words
The improvement according to claim 3, in which each of said timers comprises a plurality of flip-flops coupled in series.
Claim 6
Dependent Claim 33 words
The improvement according to claim 4, in which said third means also comprises gate means having its inputs coupled to said plurality of control switches and its output coupled to said third timer.
Claim 7
Dependent Claim 20 words
The improvement according to claim 1, in which said each of said first, second and third means comprises gate means.
Claim 8
Dependent Claim 25 words
The improvement according to claim 6, in which said third means further comprises a wave shaping circuit coupled to an output of said gate means.
Claim 9
Dependent Claim 34 words
The improvement according to claim 6, in which said gate means of said third means has its output coupled to inputs of said gate means of said first and second means through an inverter.
Claim 10
Dependent Claim 44 words
The improvement according to claim 6, further comprising fourth means coupled to said plurality of control switches and enabling said gate means of said first and second means when a predetermined time interval has passed after the actuations of said plurality of control switches.
Claim 11
Dependent Claim 52 words
The improvement according to claim 9, in which said fourth means comprises an OR gate having its inputs coupled to said plurality of control switches, a counter having its reset terminal coupled to an output of said OR gate, and a wave shaping circuit coupled between said OR gate and said counter.
Claim 12
Dependent Claim 73 words
The improvement according to claim 9, in which said fourth means comprises an OR gate having its inputs coupled to said plurality of control switches, a timer coupled to an output of said OR gate, an AND gate having its one input coupled to said timer and its output coupled to inputs of said gate means of said first and second means, and a counter coupled to another input of said AND gate.
Claim 13
Dependent Claim 30 words
The improvement according to claim 1, in which said first and second means includes switching means for generating said outputs when said control switches are released from their depressed conditions.
Claim 14
Dependent Claim 20 words
The improvement according to claim 12, in which said switching means comprises a plurality of trailing edge triggered data-type flip-flops.
Claim 15
Dependent Claim 37 words
The improvement according to claim 12, in which said third means comprises a memory circuit, and an AND gate having its inputs coupled to said plurality of control switches and an output coupled to said memory circuit.
Claim 16
Dependent Claim 18 words
The improvement according to claim 14, in which said memory circuit comprises a trailing edge triggered data-type flip-flop.
Claim 17
Dependent Claim 34 words
The improvement according to claim 14, further comprising inhibiting means coupled to outputs of said switching means and responsive to an output of said memory circuit for inhibiting the outputs of said switching means.
Claim 18
Dependent Claim 23 words
The improvement according to claim 15, further comprising means for resetting said data-type flip-flops when said control switches are released at different times.

References Cited (Backward Citations)

US3760582A Cited
US3810356A Cited
US3913312A Cited
US4004407A Cited
US3998044A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-05-22 1981-11-21 1982-05-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-05-22 1985-11-21 1986-05-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-05-22 1989-11-21 1990-05-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag