← Back to Patent Explorer
US4090256A Expired / Lapsed US ⏱️ 0.0 years remaining

First-in-first-out register implemented with single rank storage elements

Assignee: Motorola Solutions Inc
•
Filing: 1975-05-27
•
Granted: 1978-05-16
•
Expires: 1995-05-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A first-in-first-out memory system is described in which the storage array is made up of single rank storage elements. Control logic means provide for sequencing the transfer of data within the storage array such that transfer can occur only between adjacent groups of storage elements for which a status record shows an empty data word preceded by a full data word.

Inventors

  • 👤 Edward C. Hepworth
  • 👤 Rodney J. Means

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 08:30
CPC Classifications
G; G11; G11C; G11C19/00; G11C19/28; G11C19/287

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 89 words
A first in-first out memory system including in combination: a. storage array means comprising data registers formed of single rank storage elements for storing binary information; b. status record means for recording whether each of said data registers is full or empty; c. control logic means coupled to said status record means and to said storage array means for sequencing transfer of data within said storage array means, said transfer occurring only between adjacent data registers whose status record shows an empty data register preceded by full data register.
Claim 2
Dependent Claim 89 words
A first in-first out memory system including in combination: a. storage array means comprising data registers formed of single rank storage elements for storing binary information; b. status record means for recording whether each of said data registers is full or empty; c. control logic means coupled to said status record means and to said storage array means for sequencing transfer of data within said storage array means, said transfer occurring only between adjacent data registers whose status record shows an empty data register preceded by full data register.
Claim 3
Dependent Claim 36 words
A first in-first out memory system as recited in claim 1, wherein said status record means comprises a status flip-flop whose logical state provides a record of whether an associated data register is empty or full.
Claim 4
Dependent Claim 42 words
A first in-first out memory system as recited in claim 2, wherein said control logic means comprises a transfer enable gate responsive to said status flip-flop for controlling transfer of data into an empty data register from a preceding full data register.
Claim 5
Dependent Claim 47 words
A first in-first out memory system as recited in claim 2, wherein said control logic means comprises a first control gate means coupled to said status flip-flop for setting said status flip-flop in said first logical state when data has been transferred into the associated data register.
Claim 6
Dependent Claim 89 words
A first in-first out memory system as recited in claim 2, wherein said control logic means comprises second control gate means coupled to said status flip-flop for: a. holding said status flip-flop in said first logical state when no data transfer out of said data register has occurred; b. holding said status flip-flop in said second logical state when no data transfer into said register has occurred; and c. clearing said status register to said second logical state when a data transfer out of said data register has occurred.
Claim 7
Dependent Claim 209 words
A first in-first out memory system comprising: a. first register means for storing data; b. second register means, coupled to said first register means, for storing data, said first and said second register means comprising single rank storage elements; c. first status register means coupled to said first register means, said first status register means having a first logical state for indicating that said first register means contains data and said first status register means having a second logical state for indicating that said first register means does not contain data; d. second status register means coupled to said second register means, said second status register means having a first logical state for indicating that said second register means contains data and said second status register means having a second logical state for indicating that said second status register means does not contain data; and e. control logic means coupled to said first and said second status register means and coupled to said first register means and said second register means, for transferring data from said second register means to said first register means when said second status register means is in the first logical state and when said first status register means is in the second logical state.
Claim 8
Dependent Claim 209 words
A first in-first out memory system comprising: a. first register means for storing data; b. second register means, coupled to said first register means, for storing data, said first and said second register means comprising single rank storage elements; c. first status register means coupled to said first register means, said first status register means having a first logical state for indicating that said first register means contains data and said first status register means having a second logical state for indicating that said first register means does not contain data; d. second status register means coupled to said second register means, said second status register means having a first logical state for indicating that said second register means contains data and said second status register means having a second logical state for indicating that said second status register means does not contain data; and e. control logic means coupled to said first and said second status register means and coupled to said first register means and said second register means, for transferring data from said second register means to said first register means when said second status register means is in the first logical state and when said first status register means is in the second logical state.
Claim 9
Dependent Claim 19 words
A first in-first out memory system as recited in claim 6 wherein said status register means comprise status flip-flops.
Claim 10
Dependent Claim 21 words
A first in-first out memory system as recited in claim 6 wherein said control logic means comprises a transfer enable gate.

References Cited (Backward Citations)

US3493956A Cited
US3919699A Cited
US3835466A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-05-15 1981-11-14 1982-05-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-05-15 1985-11-14 1986-05-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-05-15 1989-11-14 1990-05-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag