Counting circuit system for time-to-digital converter

Claim 1

In a time to digital converting circuit providing digital information by gating clock pulses of constant cycle by time signals with information in its pulse width and by counting the gated clock pulses by a scaler; a combination of; two AND gates respectively provided in a reset circuit and an output circuit of a first stage binary of said scaler, the output of the first AND gate of said reset circuit being connected to the reset terminal of said first stage binary, the output of the second AND gate of said reset circuit being connected to the set terminal of said first stage binary, the input to the first AND gate of said output circuit being connected to the true value output terminal of said first stage binary, the input to the second AND gate of said output circuit being connected to the complementary value output terminal of said first stage binary, the outputs of the two AND gates in said output circuit being combined with OR function to be a carry signal to succeeding binary and an output signal to outside; a first switch over signal circuit provided to be connected to the first AND gate of said reset circuit and to the first AND gate of said output circuit; and a second switch over signal circuit provided to be connected to the second AND gate of said reset circuit and to the second AND gate of said output circuit, the switch over signals of said two switch over signal circuits being related to act as a true and a complementary at the output of a switch over flip-flop.