US4087627A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock regenerator comprising a reversible shift register and a controllable frequency divider
Assignee: NEC Corp
•
Filing: 1976-10-12
•
Granted: 1978-05-02
•
Expires: 1996-10-12
Abstract
Abstract A clock regenerator for a binary input which comprises a shift register having successively coupled first stages, a single predetermined stage, and second stages. A frequency divider device responsive to a local oscillation and with a controllable ratio produces timing pulses of a timing period equal to that prescribed number of clock periods which may be unity. Each timing pulse presets a binary signal in the single predetermined stage. The signal is shifted, when a transition occurs in binary values of the input signal within a predetermined interval defined by each timing period. The signal is shifted into the first and second stages if the transition occurs during a leading and a trailing half of each timing period, respectively, the timing pulse thus leading and lagging behind the input signal. The shifted binary signal controls the frequency division ratio to phase-synchronize the timing pulses with the input signal.
Inventors
- 👤 Yoshio Sato
- 👤 Kazuhiro Ikeda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 20:26
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033; H04L7/0331
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
191 words
A clock pulse generator for generating a clock pulse having a repetition frequency substantially equal to the bit rate of an incoming digital signal and being in phase-synchronization therewith, said generator comprising: an input means for receiving said digital signal; a frequency-stabilized oscillator having a predetermined oscillation frequency substantially equal to an integral multiple of said bit rate; a variable frequency divider responsive to a control signal for frequency dividing the output of said oscillator at a rate depending on said control signal; means coupled to said input means and said frequency divider for comparing the phase of the output of said frequency divider with that of said digital signal; means responsive to said phase comparing means for producing said control signal to effect the change in said rate of frequency dividing so that the decreased and increased rates may result in the phase-retarding and phase-advancing in the output of said frequency divider with respect to said digital signal, thereby to establish said phase-synchronization between said digital signal and said output of said variable frequency divider; and output means for extracting the output of said frequency divider as said clock pulse.
Claim 2
Dependent Claim
191 words
A clock pulse generator for generating a clock pulse having a repetition frequency substantially equal to the bit rate of an incoming digital signal and being in phase-synchronization therewith, said generator comprising: an input means for receiving said digital signal; a frequency-stabilized oscillator having a predetermined oscillation frequency substantially equal to an integral multiple of said bit rate; a variable frequency divider responsive to a control signal for frequency dividing the output of said oscillator at a rate depending on said control signal; means coupled to said input means and said frequency divider for comparing the phase of the output of said frequency divider with that of said digital signal; means responsive to said phase comparing means for producing said control signal to effect the change in said rate of frequency dividing so that the decreased and increased rates may result in the phase-retarding and phase-advancing in the output of said frequency divider with respect to said digital signal, thereby to establish said phase-synchronization between said digital signal and said output of said variable frequency divider; and output means for extracting the output of said frequency divider as said clock pulse.
Claim 3
Dependent Claim
64 words
A clock pulse generator as claimed in claim 1, wherein said phase comparison means includes a reversible shift register having a first and a second group of binary stages and a mid-point binary stage, said first and second groups being arranged to provide an output binary signal respectively when said output of said frequency divider leads and lags behind said digital signal in phase.
Claim 4
Dependent Claim
61 words
A clock pulse generator as claimed in claim 1, wherein said frequency divider comprises a pulse counter and wherein said control signal producing means comprises a logic circuit responsive to the output of said reversible shift register for providing a reset pulse for said counter to cause the resetting of said counter thereby to change the rate of said frequency dividing.
References Cited (Backward Citations)
US3828130A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-05-01 | 1981-10-31 | 1982-05-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-05-01 | 1985-10-31 | 1986-05-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-05-01 | 1989-10-31 | 1990-05-02 | $7700.00 | Window Closed / Lapsed |