US4086470A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Hardware-software counting
Assignee: International Business Machines Corp
•
Filing: 1976-12-27
•
Granted: 1978-04-25
•
Expires: 1996-12-27
Abstract
Abstract A hardware counter counts high rate, lower significant bits. A carry-borrow circuit responsive to the higher order bit position of the hardware counter includes cancel means responsive to successively received carry and borrow signals to cancel previously generated carries or borrows. Memory means in the carry-borrow circuit memorize the generation of the carry or borrow by the hardware counter. A programmed microprocessor, or the like, periodically senses the status of the carry-borrow circuit for transferring signal contents thereof to a software controlled count field. The arrangement permits high speed counting without interrupting the microprocessor and not imposing rate constraints on program execution of the microprocessor.
Inventors
- 👤 William Henry Ashbee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 22:48
CPC Classifications
G; G05; G05B; G05B19/00; G05B19/02; G05B19/18; G05B19/414; G05B19/4142; H; H03; H03K; H03K21/00; H03K21/08; H03K21/10; G05B2219/00; G05B2219/30; G05B2219/34; G05B2219/34215; G05B2219/37; G05B2219/37155
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
108 words
A hardware-software counter comprising a hardware counter for counting lower significant bits, a carry-borrow circuit responsive to a higher order bit position of said counter and including cancel means responsive to successively received carry and borrow signals to cancel a respectively represented carry and borrow, memory means in the carry-borrow circuit separately memorizing a received carry or borrow, means responsive to said memory means to deactivate said cancel means, and a microprocessor including an adder for counting higher significant bits and means in said microprocessor for sensing said memory means in said carry-borrow circuit for determining whether a "1" is to be added to said higher significant bits.
Claim 2
Dependent Claim
108 words
A hardware-software counter comprising a hardware counter for counting lower significant bits, a carry-borrow circuit responsive to a higher order bit position of said counter and including cancel means responsive to successively received carry and borrow signals to cancel a respectively represented carry and borrow, memory means in the carry-borrow circuit separately memorizing a received carry or borrow, means responsive to said memory means to deactivate said cancel means, and a microprocessor including an adder for counting higher significant bits and means in said microprocessor for sensing said memory means in said carry-borrow circuit for determining whether a "1" is to be added to said higher significant bits.
Claim 3
Dependent Claim
74 words
The counter set forth in claim 1 wherein said carry-borrow circuit includes decode means, said memory means including a borrow latch and a carry latch, said latches receiving setting and resetting signals from said decoding means supplying signals respectively indicative of a carry or borrow to said decoding means and to said microprocessor, and means for actuating said counter to count including a connection to said decoding means to alter status of said latches.
Claim 4
Dependent Claim
57 words
The counter set forth in claim 2 wherein said decode means includes an EXCLUSIVE-OR circuit responsive to the signal states of said latches and to a direction of count indication signal to supply a control signal in said decoder signal indicative of whether or not a borrow or carry signal indicated by said latches should be cancelled.
Claim 5
Dependent Claim
50 words
The counter set forth in claim 3 wherein said memory latches are of the JK type and said decoder means supplies input signals to said J and K inputs of both of said JK latches and said control signal clocking said latches to receive the output of said decoding means.
Claim 6
Dependent Claim
116 words
The counter set forth in claim 4 wherein said decoder means includes first, second, third and fourth AND circuits respectively connected to the said J and K inputs of said borrow latch and to said carry latch; said hardware counter supplying a borrow indication to all of said AND circuits, said EXCLUSIVE-OR circuit supplying its output to an AND circuit connected to the K input of said borrow latch and to the J input of said carry latch and an inverted output to the J input of said borrow latch and the K input of said carry latch, and said AND circuits connected to said K inputs receiving the latch indicating signals for said cancelling functions.
Claim 7
Dependent Claim
96 words
A programmable machine controller, including in combination: tachometer circuit means for indicating operational status of a machine to be controlled, a hardware up/down counter connected to said tachometer circuit means and responsive thereto to establish a count indicative of a cumulative status of said machine being controlled, a microprocessor including an adder and a memory for controlling said machine, and means coupling said up/down counter to said microprocessor for supplying count signals thereto, including count preservation means for obviating the need for interrupting said microprocessor to capture a count related to the machine to be controlled.
Claim 8
Dependent Claim
96 words
A programmable machine controller, including in combination: tachometer circuit means for indicating operational status of a machine to be controlled, a hardware up/down counter connected to said tachometer circuit means and responsive thereto to establish a count indicative of a cumulative status of said machine being controlled, a microprocessor including an adder and a memory for controlling said machine, and means coupling said up/down counter to said microprocessor for supplying count signals thereto, including count preservation means for obviating the need for interrupting said microprocessor to capture a count related to the machine to be controlled.
Claim 9
Dependent Claim
27 words
The invention set forth in claim 6 wherein said preservation means includes cancel means for cancelling predetermined count signals which are successively received from said up/down counter.
Claim 10
Dependent Claim
49 words
The invention set forth in claim 7 wherein said coupling circuit includes memory means for memorizing count status indications, and said preservation means including a decoder responsive to receive said count status indications and to said memory means for adjusting the memory means in accordance with changing count status.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-04-24 | 1981-10-24 | 1982-04-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-04-24 | 1985-10-24 | 1986-04-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-04-24 | 1989-10-24 | 1990-04-25 | $7700.00 | Window Closed / Lapsed |