US4079709A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Ignition spark timing logic enabled phase generator
Assignee: Motorola Solutions Inc
•
Filing: 1976-03-01
•
Granted: 1978-03-21
•
Expires: 1996-03-01
Abstract
Abstract A spark timing circuit for use with the ignition system of an internal combustion engine is disclosed. Two sensors produce periodic digital logic signals which have frequencies related to the speed of the engine rotation and which differ by a predetermined amount of phase. These signals are coupled as inputs to a first exclusive OR gate which produces an output signal having logic states which correspond to the coincidence and non-coincidence of the logic states of the two input signals, the duration of one of the logic states of the output signal therefore being directly related to the phase difference between the first and second sensor signals. An adjustable pulse generator circuit then receives this output signal and produces a new corresponding synchronized digitial output signal having the duration of one of its logic states equal to an adjustable proportion of the phase difference logic state duration of the first exclusive OR gate output signal. This new output signal and one of the sensor signals are then coupled as inputs to a second exclusive OR gate. The output of the second OR gate then either represents one of the sensor signals which is totally shifted by an adjustable amount of phase (a first embodiment of the invention) or the output of the second OR gate is used to subsequently create a synchronized signal which corresponds to one of the sensor signals which is totally shifted by an adjustable amount of phase (a second embodiment of the invention). Thus an adjustable amount of total phase shift for a spark timing ignition signal has been produced by a simplified logic circuit which receives two sensor signals which differ by a predetermined amount of phase. The present invention is illustrated in a spark timing ignition system in which an advanced spark timing signal, a retarded spark timing signal or a zero phase (base) spark timing signal is selected by the logic inputs to a plurality of selector logic gates.
Inventors
- 👤 Gunter Schuette
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 02:16
CPC Classifications
F; F02; F02P; F02P5/00; F02P5/04; F02P5/145; F02P5/155; F02P5/1553; Y; Y02; Y02T; Y02T10/00; Y02T10/10; Y02T10/40
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
240 words
A spark timing circuit for use with the ignition system of an internal combusion engine, comprising: first comparison means for receiving first and second synchronized digital input signals having a predetermined phase difference between them and magnitudes varying between first and second logic states, said first comparison means producing a third digital signal having first logic states during the time coincidence of identical logic states by said first and second signals and second logic states during other times, the duration of one of said logic states being related to said phase difference; circuit means for receiving said third signal and developing a fourth synchronized digital signal comprising first and second logic states, one of said fourth signal logic states corresponding to one of said first and second logic states of said third signal and having a duration equal to an adjustable proportion of the duration of said corresponding third signal logic state; and second comparison means for receiving said fourth signal and said first signal and producing a fifth synchronized digital signal having first logic states during the time coincidence of identical logic states by said first and fourth signals and second logic states during other times, whereby a synchronized signal is ultimately developed which corresponds to one of said first and second signals being totally shifted by an adjustable amount of phase and this phase shifted signal is used to produce spark plug ignitions for an internal combustion engine.
Claim 2
Dependent Claim
240 words
A spark timing circuit for use with the ignition system of an internal combusion engine, comprising: first comparison means for receiving first and second synchronized digital input signals having a predetermined phase difference between them and magnitudes varying between first and second logic states, said first comparison means producing a third digital signal having first logic states during the time coincidence of identical logic states by said first and second signals and second logic states during other times, the duration of one of said logic states being related to said phase difference; circuit means for receiving said third signal and developing a fourth synchronized digital signal comprising first and second logic states, one of said fourth signal logic states corresponding to one of said first and second logic states of said third signal and having a duration equal to an adjustable proportion of the duration of said corresponding third signal logic state; and second comparison means for receiving said fourth signal and said first signal and producing a fifth synchronized digital signal having first logic states during the time coincidence of identical logic states by said first and fourth signals and second logic states during other times, whereby a synchronized signal is ultimately developed which corresponds to one of said first and second signals being totally shifted by an adjustable amount of phase and this phase shifted signal is used to produce spark plug ignitions for an internal combustion engine.
Claim 3
Dependent Claim
62 words
A spark timing circuit according to claim 1 which includes a first sensor means for producing said first digital signal and wherein said first sensor means includes structure for producing said first signal with a frequency related to the speed of the engine and leading and trailing edges having a precise relationship to the rotational position of a crankshaft of the engine.
Claim 4
Dependent Claim
82 words
A spark timing circuit according to claim 2 which includes a second sensor means for producing said second signal, wherein said second sensor means includes structure for producing said second signal with a frequency related to the speed of the engine and with leading and trailing edges having a precise relationship to the rotational position of a crankshaft of the engine, said first and second sensor means being constructed such that a predetermined phase shift exists between said first and second signals.
Claim 5
Dependent Claim
36 words
A spark timing circuit according to claim 3 wherein said first comparison means comprises a first exclusive OR type gate having two inputs, one for receiving each of said first and second signals, and an output.
Claim 6
Dependent Claim
31 words
A spark timing circuit according to claim 4 wherein said second comparison means comprises a second exclusive OR type gate having inputs for receiving each of said fourth and first signals.
Claim 7
Dependent Claim
30 words
A spark timing circuit according to claim 5 wherein said first and second sensor means each comprise a magnetic pickup coil, said pickup coils having a fixed angular distance therebetween.
Claim 8
Dependent Claim
161 words
A spark timing ignition system for use with an internal combustion engine, comprising: a first sensor means for developing a digital signal having a frequency related to the rotational speed of the engine and having leading and trailing edges bearing a precise predetermined relationship to the rotational position of a shaft of an engine; means for developing a second digital signal having a predetermined phase difference with respect to said first digital signal; circuit means for receiving said first and second digital signals and producing a third signal synchronized with said first signal and having an adjustable predetermined phase difference, related to said predetermined phase difference between said first and second digital signals, with respect to said first signal; and selector means for selecting one of said first and third signals to be produced at an output terminal in response to various engine conditions, whereby the signal at said output terminal is used to produce spark plug ignitions for the engine.
Claim 9
Dependent Claim
161 words
A spark timing ignition system for use with an internal combustion engine, comprising: a first sensor means for developing a digital signal having a frequency related to the rotational speed of the engine and having leading and trailing edges bearing a precise predetermined relationship to the rotational position of a shaft of an engine; means for developing a second digital signal having a predetermined phase difference with respect to said first digital signal; circuit means for receiving said first and second digital signals and producing a third signal synchronized with said first signal and having an adjustable predetermined phase difference, related to said predetermined phase difference between said first and second digital signals, with respect to said first signal; and selector means for selecting one of said first and third signals to be produced at an output terminal in response to various engine conditions, whereby the signal at said output terminal is used to produce spark plug ignitions for the engine.
Claim 10
Dependent Claim
49 words
A spark timing ignition system according to claim 7 wherein said circuit means comprises a first exclusive OR gate type means for receiving said first and second signals and producing a signal having logic states whose durations are related to the phase difference between said first and second signals.
Claim 11
Dependent Claim
49 words
A spark timing ignition system according to claim 8 wherein said circuit means comprises additional circuitry for receiving the output of said first exclusive OR type gate means and developing an intermediate synchronized digital output signal having logic state durations equal to an adjustable proportion of said phase difference.
Claim 12
Dependent Claim
40 words
A spark timing ignition system according to claim 9 wherein said circuit means includes a second exclusive OR type gate means for receiving said intermediate signal and said first signal and producing an output signal coupled to said output terminal.
Claim 13
Dependent Claim
202 words
A spark timing circuit for use with the ignition system of an internal combustion engine, comprising: first means for producing a first digital input signal having a frequency related to the rotational speed of the engine and leading and trailing edges bearing a precise relationship to predetermined rotational positions of a crankshaft of the engine; means for producing a second digital input signal synchronized with said first signal and having leading and trailing edges having a predetermined phase difference with respect to the leading and trailing edges of said first signal; comparison means for receiving said first and second digital input signals and producing an output digital signal having its leading edges corresponding to all of the leading and trailing edges of one of said first and second signals and its trailing edges corresponding to all of the leading and trailing edges of the other of said first and second signals; whereby said output digital signal is subsequently used to develop a further output signal which represents one of said first and second signals having an adjustable predetermined amount of total phase shift added to it and whereby said further output signal is used to produce spark plug ignitions for the engine.
Claim 14
Dependent Claim
202 words
A spark timing circuit for use with the ignition system of an internal combustion engine, comprising: first means for producing a first digital input signal having a frequency related to the rotational speed of the engine and leading and trailing edges bearing a precise relationship to predetermined rotational positions of a crankshaft of the engine; means for producing a second digital input signal synchronized with said first signal and having leading and trailing edges having a predetermined phase difference with respect to the leading and trailing edges of said first signal; comparison means for receiving said first and second digital input signals and producing an output digital signal having its leading edges corresponding to all of the leading and trailing edges of one of said first and second signals and its trailing edges corresponding to all of the leading and trailing edges of the other of said first and second signals; whereby said output digital signal is subsequently used to develop a further output signal which represents one of said first and second signals having an adjustable predetermined amount of total phase shift added to it and whereby said further output signal is used to produce spark plug ignitions for the engine.
Claim 15
Dependent Claim
218 words
A spark timing circuit for use with the ignition system of an internal combustion engine, comprising: first means for producing a first digital input signal having a frequency related to the rotational speed of the engine, leading and trailing edges bearing a precise relationship to predetermined rotational positions of a crankshaft of the engine and magnitudes varying between first and second logic states; means for producing a second digital input signal synchronized with said first signal having leading and trailing edges having a predetermined phase difference with respect to the leading and trailing edges of said first signal and magnitudes varying between first and second logic states; first comparison means for receiving said first and second input signals and producing a synchronized digital output signal, said output signal having first logic states during the time coincidence of identical logic states by said first and second signals and second logic states during other times, the duration of one of said logic states being related to said phase difference; whereby said output digital signal is subsequently used to develop a further output signal which represents one of said first and second signals having an adjustable predetermined amount of total phase shift added to it and whereby said further output signal is used to produce spark plug ignitions for the engine.
Claim 16
Dependent Claim
218 words
A spark timing circuit for use with the ignition system of an internal combustion engine, comprising: first means for producing a first digital input signal having a frequency related to the rotational speed of the engine, leading and trailing edges bearing a precise relationship to predetermined rotational positions of a crankshaft of the engine and magnitudes varying between first and second logic states; means for producing a second digital input signal synchronized with said first signal having leading and trailing edges having a predetermined phase difference with respect to the leading and trailing edges of said first signal and magnitudes varying between first and second logic states; first comparison means for receiving said first and second input signals and producing a synchronized digital output signal, said output signal having first logic states during the time coincidence of identical logic states by said first and second signals and second logic states during other times, the duration of one of said logic states being related to said phase difference; whereby said output digital signal is subsequently used to develop a further output signal which represents one of said first and second signals having an adjustable predetermined amount of total phase shift added to it and whereby said further output signal is used to produce spark plug ignitions for the engine.
Claim 17
Dependent Claim
183 words
A phase generator circuit adaptable for use with the ignition system of an internal combustion engine, comprising: first means for producing a first digital input signal having a frequency, leading and trailing edges, and magnitudes varying between first and second logic states; second means for producing a second digital input signal synchronized with said first signal having leading and trailing edges having a predetermined phase difference with respect to the leading and trailing edges of said first signal and magnitudes varying between first and second logic states; first comparison means for receiving said first and second input signals and producing a third synchronized digital output signal, said third signal having first logic states during the time coincidence of identical logic states by said first and second signals and second logic states during other times, the duration of one of said logic states being related to said phase difference; whereby said third digital signal is subsequently used to develop a further output signal which represents one of said first and second signals having an adjustable predetermined amount of total phase shift added to it.
Claim 18
Dependent Claim
183 words
A phase generator circuit adaptable for use with the ignition system of an internal combustion engine, comprising: first means for producing a first digital input signal having a frequency, leading and trailing edges, and magnitudes varying between first and second logic states; second means for producing a second digital input signal synchronized with said first signal having leading and trailing edges having a predetermined phase difference with respect to the leading and trailing edges of said first signal and magnitudes varying between first and second logic states; first comparison means for receiving said first and second input signals and producing a third synchronized digital output signal, said third signal having first logic states during the time coincidence of identical logic states by said first and second signals and second logic states during other times, the duration of one of said logic states being related to said phase difference; whereby said third digital signal is subsequently used to develop a further output signal which represents one of said first and second signals having an adjustable predetermined amount of total phase shift added to it.
Claim 19
Dependent Claim
70 words
A phase generator circuit according to claim 13 which includes circuit means for receiving said third signal and developing a fourth synchronized digital signal comprising first and second logic states, one of said fourth signal logic states corresponding to one of said first and second logic states of said third signal and having a duration equal to an adjustable proportion of the duration of said corresponding third signal logic state.
Claim 20
Dependent Claim
80 words
A phase generator circuit according to claim 14 which includes second comparison means for receiving said fourth signal and said first signal and producing a fifth synchronized digital signal having first logic states during the time coincidence of identical logic states by said first and fourth signals and second logic states during other times, whereby a synchronized signal is ultimately developed which corresponds to one of said first and second signals being totally shifted by an adjustable amount of phase.
References Cited (Backward Citations)
US3901201A
Cited
FR2252026A5
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-03-20 | 1981-09-19 | 1982-03-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-03-20 | 1985-09-19 | 1986-03-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-03-20 | 1989-09-19 | 1990-03-21 | $7700.00 | Window Closed / Lapsed |