US4078375A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electronic timepiece
Assignee: Casio Computer Co Ltd
•
Filing: 1976-12-20
•
Granted: 1978-03-14
•
Expires: 1996-12-20
Abstract
Abstract An electronic timepiece includes a first memory adapted to time count data in address positions in such an order that a larger time unit is positioned ahead of a smaller time count unit, and a second memory adapted to have address positions designated in a manner to correspond to the address position of the first memory and store carry requirement numerical data, each corresponding to a final time count value of the respective time count unit of the first memory, on the basis of which a carry is effected to a next higher order position of the first memory. The first and second memories are address designated by a frequency division signal from a clock signal generator. The time count data in the address position of the first memory is compared at a comparator with the carry requirement numerical data in the corresponding address position of the second memory. When a coincidence signal emerges from the comparator the compared time count data of the address position of the first memory is cleared and "+1" is added to the next higher order address position of the first memory. When no coincidence signal appears from the comparator, counting is repeated at that address position of the first memory. The time count data is also displayed at an indicator.
Inventors
- 👤 Toshio Kashio
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 07:26
CPC Classifications
G; G04; G04G; G04G99/00; G04G99/006; G04G3/00; G04G3/02; G04G3/025
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
279 words
An electronic timepiece comprising an oscillator circuit for producing a reference clock signal; a first memory adapted to be controlled by the clock pulse and sequentially store time count data in address positions in such an order than a larger time count unit is positioned ahead of a smaller time count unit; a second memory adapted to be address-designated in a manner to correspond to the address position of the first memory and store carry requirement numerical data, each corresponding to a final time count value of the respective time count unit of the first memory, on the basis of which a carry is effected to the next higher order position; address designating means for sequentially supplying address designation signals to the address positions of the first memory while the corresponding address positions of the first and second memories are set in synchronism with each other; comparison means for comparing between the time count data in the address position of the first memory and the carry requirement numerical data in the corresponding position of the second memory according to the address designation of the address designating means; carry generating means for generating a carry signal to an address position next higher in order than the address position in the first memory the time count unit of which is compared at the comparing means; adding means for adding "1" to a time count data in said next higher order address position of the first memory in response to the carry signal of said carry generating means; and display means for displaying time data corresponding to to the time count data of the respective time count units of the first memory.
Claim 2
Dependent Claim
279 words
An electronic timepiece comprising an oscillator circuit for producing a reference clock signal; a first memory adapted to be controlled by the clock pulse and sequentially store time count data in address positions in such an order than a larger time count unit is positioned ahead of a smaller time count unit; a second memory adapted to be address-designated in a manner to correspond to the address position of the first memory and store carry requirement numerical data, each corresponding to a final time count value of the respective time count unit of the first memory, on the basis of which a carry is effected to the next higher order position; address designating means for sequentially supplying address designation signals to the address positions of the first memory while the corresponding address positions of the first and second memories are set in synchronism with each other; comparison means for comparing between the time count data in the address position of the first memory and the carry requirement numerical data in the corresponding position of the second memory according to the address designation of the address designating means; carry generating means for generating a carry signal to an address position next higher in order than the address position in the first memory the time count unit of which is compared at the comparing means; adding means for adding "1" to a time count data in said next higher order address position of the first memory in response to the carry signal of said carry generating means; and display means for displaying time data corresponding to to the time count data of the respective time count units of the first memory.
Claim 3
Dependent Claim
26 words
An electronic timepiece according to claim 1, in which said first memory comprises a random access memory and said second memory comprises a read only memory.
Claim 4
Dependent Claim
34 words
An electronic timepiece according to claim 1, further including means for clearing a time count data in the address position, in the first memory when a coincidence signal is detected at said comparing means.
Claim 5
Dependent Claim
31 words
An electronic timepiece according to claim 1, further including a circuit for storing a coincidence signal from said comparing means and means for applying an output signal to said adding means.
Claim 6
Dependent Claim
56 words
An electronic timepiece according to claim 1, in which said comparing means is adapted to compare between a time count signal as obtained by adding "1" to a time count data read out of the address position of the first memory and a carry requirement numerical data in the corresponding address position of said second memory.
Claim 7
Dependent Claim
42 words
An electronic timepiece according to claim 1, comprising means for effecting a time correction which includes means for supplying a correction signal through said adding means to that specified address position of said first memory where a specific time unit is stored.
References Cited (Backward Citations)
US3798428A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-03-13 | 1981-09-12 | 1982-03-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-03-13 | 1985-09-12 | 1986-03-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-03-13 | 1989-09-12 | 1990-03-14 | $7700.00 | Window Closed / Lapsed |