← Back to Patent Explorer
US4075601A Expired / Lapsed US ⏱️ 0.0 years remaining

Combined pipeline marker and test unit

Assignee: Texaco Inc
•
Filing: 1975-06-20
•
Granted: 1978-02-21
•
Expires: 1995-06-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An acoustic type of pipeline marker that has combined with it, as a unitary structure, an acoustic signal detector for determining whether the marker is operating. The detector is only energized when it is desired to check whether the marker is emitting the desired acoustic signals into the pipeline. The detector provides a visual signal.

Inventors

  • 👤 Norman E. Flournoy

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 01:20
CPC Classifications
G; G01; G01H; G01H1/00; G01M; G01M3/00; G01M3/005; G01N; G01N29/00; G01N29/04; G01N29/045; G01N29/34; G01N29/36; G01V; G01V1/00; G01V1/001

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 210 words
A combined pipeline marker and self test unit, comprising in combination a pipeline a first piezoelectric crystal bonded to said pipeline for emitting an acoustic marker signal having a predetermined frequency, a low power oscillator for driving said first crystal comprising a CMOS integrated circuit having six inverting buffers, circuit means including a capacitor and two resistors connected to a pair of said buffers for producing said predetermined frequency oscillation, three of said buffers being connected in parallel to drive said first crystal, and one of the said buffers being connected between said oscillation pair and said three drive buffers to isolate said oscillation pair, a second piezoelectric crystal bonded to said pipeline adjacent to said first piezoelectric crystal for detecting the presence of said marker signal, a low power amplifier for amplifying signals generated by said second crystals, comprising an integrated circuit amplifier, a discrete transistor connected to the output of said integrated amplfier, and filter means for connecting said second crystal to said integrated amplifier for tuning it to said predetermined oscillation frequency, a light emitting diode connected to the output of said transistor for indicating presence of said marker signal, and push button switch means for manually energizing said low power amplifier to test said marker operation.
Claim 2
Dependent Claim 210 words
A combined pipeline marker and self test unit, comprising in combination a pipeline a first piezoelectric crystal bonded to said pipeline for emitting an acoustic marker signal having a predetermined frequency, a low power oscillator for driving said first crystal comprising a CMOS integrated circuit having six inverting buffers, circuit means including a capacitor and two resistors connected to a pair of said buffers for producing said predetermined frequency oscillation, three of said buffers being connected in parallel to drive said first crystal, and one of the said buffers being connected between said oscillation pair and said three drive buffers to isolate said oscillation pair, a second piezoelectric crystal bonded to said pipeline adjacent to said first piezoelectric crystal for detecting the presence of said marker signal, a low power amplifier for amplifying signals generated by said second crystals, comprising an integrated circuit amplifier, a discrete transistor connected to the output of said integrated amplfier, and filter means for connecting said second crystal to said integrated amplifier for tuning it to said predetermined oscillation frequency, a light emitting diode connected to the output of said transistor for indicating presence of said marker signal, and push button switch means for manually energizing said low power amplifier to test said marker operation.

References Cited (Backward Citations)

US2820959A Cited
US2940302A Cited
US3102252A Cited
US3561256A Cited
US3685008A Cited
US3859846A Cited
US3800270A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-02-20 1981-08-22 1982-02-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-02-20 1985-08-22 1986-02-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-02-20 1989-08-22 1990-02-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag