US4072981A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fast switching Darlington circuit
Assignee: Texas Instruments Inc
•
Filing: 1976-11-15
•
Granted: 1978-02-07
•
Expires: 1996-11-15
Abstract
Abstract A completely integrated npn Darlington stage is provided using an n-type film deposited on an n+ substrate. A p-type boron base is first partially diffused into the n layer, then an oxide window is cut into the oxide formed during the base diffusion, in the area designated for the speedup transistor. A high temperature boron deposition is performed in the oxide window, and the base diffusion completed. The times of the base diffusion steps are chosen so that the penetration of the more lightly doped region slightly exceeds that of the heavily doped region. Oxide windows are then cut for the driver, output and speedup device emitters and the emitter diffusion performed in standard manner. Fabrication is completed using normal single diffused techniques. The effect of the heavy doping of the base region of the speedup transistor is to create a very low gain transistor which has a BV CEO nearly equal to the BV CEX rating.
Inventors
- 👤 Christopher T. Black
- 👤 Anthony Lear
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 07:52
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/04; H03K17/041; H03K17/0412; H03K17/04126; H03K17/51; H03K17/56; H03K17/60; H03K17/615; H10; H10D; H10D84/00; H10D84/60; H10D84/641; H10D84/642
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
169 words
A fast switching darlington output circuit comprising first and second superposed semiconductor layers of first conductivity type, said second layer having a higher resistivity than said first layer; a third semiconductor layer having opposite conductivity type on said second layer; said second and third layers providing a common collector and base region respectively for each of first, second and third transistors; a first region of said opposite conductivity type in said third layer and extending to the outer surface thereof, said first region having said opposite conductivity type and lower resistivity than said third layer; three further regions having said first conductivity type, first and second ones of said further regions located in said third layer and extending to said outer surface thereof, the third further region disposed in said first region and extending to the outer surface of said third layer; said two further regions providing emitter regions of said first and second transistors respectively and said third further region providing an emitter region of said third transistor.
Claim 2
Dependent Claim
169 words
A fast switching darlington output circuit comprising first and second superposed semiconductor layers of first conductivity type, said second layer having a higher resistivity than said first layer; a third semiconductor layer having opposite conductivity type on said second layer; said second and third layers providing a common collector and base region respectively for each of first, second and third transistors; a first region of said opposite conductivity type in said third layer and extending to the outer surface thereof, said first region having said opposite conductivity type and lower resistivity than said third layer; three further regions having said first conductivity type, first and second ones of said further regions located in said third layer and extending to said outer surface thereof, the third further region disposed in said first region and extending to the outer surface of said third layer; said two further regions providing emitter regions of said first and second transistors respectively and said third further region providing an emitter region of said third transistor.
Claim 3
Dependent Claim
69 words
An integrated circuit according to claim 1, further including fourth and fifth semiconductor regions defining first and second resistors respectively; means connecting said first resistor between the base and emitter of said first transistor; means connecting said second resistor from the emitter of said first transistor to the emitter of said second transistor; and means connecting the base of said first transistor to the emitter of said third transistor.
Claim 4
Dependent Claim
25 words
An integrated circuit according to claim 1, wherein the impurity concentration of said first region is about 10 3 times that in said third layer.
Claim 5
Dependent Claim
22 words
An integrated circuit according to claim 1, wherein the second layer is an epitaxial layer on a substrate constituting the first layer.
Claim 6
Dependent Claim
32 words
An integrated circuit according to claim 1, wherein the first layer is formed by impurity diffusion into a surface of a semiconductor body, the remainder of said body constituting the first layer.
Claim 7
Dependent Claim
49 words
An integrated circuit according to claim 1, wherein the first layer is N+ type conductivity silicon, the second layer is of N type conductivity silicon, the third layer is P type conductivity silicon and the emitter regions are formed of P type conductivity using boron as conductivity determining impurity.
Claim 8
Dependent Claim
14 words
An integrated circuit according to claim 1, wherein the transistors are of NPN type.
References Cited (Backward Citations)
US3889137A
Cited
US3836995A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-02-06 | 1981-08-08 | 1982-02-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-02-06 | 1985-08-08 | 1986-02-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-02-06 | 1989-08-08 | 1990-02-07 | $7700.00 | Window Closed / Lapsed |