← Back to Patent Explorer
US4070682A Expired / Lapsed US ⏱️ 0.0 years remaining

Exposure time control circuit

Assignee: Fujinon Corp
•
Filing: 1976-06-30
•
Granted: 1978-01-24
•
Expires: 1996-06-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An exposure time control circuit for a camera includes a level selecting circuit between a light measuring circuit and a memory circuit to have a selected output memorized in the memory circuit. The level selecting circuit is provided with two inputs, one of which is the output of the light measuring circuit indicative of the scene brightness and the other of which is the output of a maximum exposure time output source indicative of the maximum exposure time acceptable to the camera. The memory circuit memorizes the output selected by the level selecting circuit which output indicates a shorter exposure time between the two.

Inventors

  • 👤 Saburo Numata
  • 👤 Shinichiro Fujino

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 21:24
CPC Classifications
G; G03; G03B; G03B7/00; G03B7/08; G03B7/081; G03B7/083

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 293 words
An exposure control circuit for a camera comprising a light measuring and exposure time determining circuit including a photodetector to measure the scene brightness, a memory circuit connected therewith for memorizing the output therefrom, and an exposure time control circuit connected with said memory circuit for controlling exposure time in accordance with the output memorized by said memory circuit, wherein the improvement comprising a maximum exposure time output means, and an exposure time selecting means connected with said maximum exposure time output means and said light measuring and exposure time determining circuit for selecting the output indicative of a shorter exposure time between the output of said light measuring and exposure time determining circuit and the output of said maximum exposure time output means, said exposure time selecting means being connected with said memory circuit for giving the selected output to the memory circuit, said exposure time selecting means comprising a level comparing circuit and a switching means, said level comparing circuit comparing the output of said light measuring and exposure time determining circuit with the output of said maximum exposure time output means, and said switching means selectively connecting one of said outputs with said memory circuit, said level comparing circuit being an operational amplifier having a positive input terminal and a negative input terminal, said positive input terminal being connected with the output of said light measuring and exposure time determining circuit, said negative input terminal being connected with said maximum exposure time output means, whereby said exposure time control circuit controls the exposure time in accordance with the output selected by said selecting means indicative of the shorter exposure time between said maximum exposure time and the exposure time output from said light measuring circuit and exposure time determining circuit.
Claim 2
Dependent Claim 293 words
An exposure control circuit for a camera comprising a light measuring and exposure time determining circuit including a photodetector to measure the scene brightness, a memory circuit connected therewith for memorizing the output therefrom, and an exposure time control circuit connected with said memory circuit for controlling exposure time in accordance with the output memorized by said memory circuit, wherein the improvement comprising a maximum exposure time output means, and an exposure time selecting means connected with said maximum exposure time output means and said light measuring and exposure time determining circuit for selecting the output indicative of a shorter exposure time between the output of said light measuring and exposure time determining circuit and the output of said maximum exposure time output means, said exposure time selecting means being connected with said memory circuit for giving the selected output to the memory circuit, said exposure time selecting means comprising a level comparing circuit and a switching means, said level comparing circuit comparing the output of said light measuring and exposure time determining circuit with the output of said maximum exposure time output means, and said switching means selectively connecting one of said outputs with said memory circuit, said level comparing circuit being an operational amplifier having a positive input terminal and a negative input terminal, said positive input terminal being connected with the output of said light measuring and exposure time determining circuit, said negative input terminal being connected with said maximum exposure time output means, whereby said exposure time control circuit controls the exposure time in accordance with the output selected by said selecting means indicative of the shorter exposure time between said maximum exposure time and the exposure time output from said light measuring circuit and exposure time determining circuit.
Claim 3
Dependent Claim 33 words
An exposure time control circuit for a camera as defined in claim 1 wherein said operational amplifier is connected at its output terminal with said memory circuit by way of said switching means.
Claim 4
Dependent Claim 65 words
An exposure time control circuit for a cameras as defined in claim 1 wherein said switching means comprises two switches, one of which is opened when said output of the light measuring and exposure time determining circuit is higher than said output of the maximum exposure time output means, the other of which is opened when the former output is lower than the latter output.
Claim 5
Dependent Claim 20 words
An exposure time control circuit for a camera as defined in claim 3 wherein said two switches are MOS FETs.

References Cited (Backward Citations)

US3667357A Cited
US3924263A Cited
US3988748A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-01-23 1981-07-25 1982-01-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-01-23 1985-07-25 1986-01-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-01-23 1989-07-25 1990-01-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag