← Back to Patent Explorer
US4070648A Expired / Lapsed US ⏱️ 0.0 years remaining

Computer to computer communication system

Assignee: NCR Voyix Corp
•
Filing: 1976-06-18
•
Granted: 1978-01-24
•
Expires: 1996-06-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A computer to computer data communication system for minimizing software protocol is disclosed wherein transmitted errors in data transmitted from one computer to another are detected when they occur by means of a bit-by-bit data echo transmission technique. True and inverted or complementary data are transmitted simultaneously serially over twisted pair lines for comparison, bit-by-bit by comparing each transmitted bit to the corresponding inverted bit to derive an error signal indicative of the condition of like polarity of the compared bits. If the compared bits are of like polarity, an error signal is generated to enable correction of the transmission error on a word by word basis, while inhibiting processing of the uncorrected data. Concurrently, received data is returned to the transmitting processor over a return data line for a like comparison. When an error condition exists, the returned data is inverted, forcing an error condition and inhibiting further transmission for the remainder of the transfer cycle. Thus, bit-by-bit detection, word-by-word correction and a variable block length capability in a double data transfer environment are accomplished, with both data processing and transmission inhibited until data errors are corrected.

Inventors

  • 👤 Barry M. Mergenthaler
  • 👤 Wesley D. Dickover

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 13:31
CPC Classifications
H; H04; H04L; H04L1/00; H04L1/12; H04L1/14

Claims Analysis

Total Claims: 19
Claim 1
Independent Claim 131 words
A method for detecting data transmission errors when data is transferred from a first data processing means to a second data processing means, comprising the steps of: transmitting said data on a first line serially bit-by-bit from said first data processing means to said second data processing means; inverting said data bit-by-bit prior to transmission; transmitting said inverted data simultaneously with said data, bit-by-bit on a second line as complementary data to said second data processing means; comparing the polarity of said data and said inverted data, bit-by-bit at said second data processing means; and generating an error condition at said first data processing means by returning data thereto from said second data processing means inverted from that as transmitted when said compared data and inverted data are of like polarity.
Claim 2
Independent Claim 131 words
A method for detecting data transmission errors when data is transferred from a first data processing means to a second data processing means, comprising the steps of: transmitting said data on a first line serially bit-by-bit from said first data processing means to said second data processing means; inverting said data bit-by-bit prior to transmission; transmitting said inverted data simultaneously with said data, bit-by-bit on a second line as complementary data to said second data processing means; comparing the polarity of said data and said inverted data, bit-by-bit at said second data processing means; and generating an error condition at said first data processing means by returning data thereto from said second data processing means inverted from that as transmitted when said compared data and inverted data are of like polarity.
Claim 3
Dependent Claim 90 words
A method in accordance with claim 1, further including the steps of: delaying in said first data processing means said data as transmitted to said second data processing means at least one bit time; retransmittng said data as received by said second data processing means back to said first data processing means; comparing said data as retransmitted with the data as delayed to determine the relative polarity thereof; and deriving an error signal at said first data processing means when said delayed data and retransmitted data are of like polarity.
Claim 4
Dependent Claim 65 words
A method in accordance with claim 2 further including the step of: inverting the polarity of said retransmitted data when said compared data and inverted data are of like polarity at said second data processing means such that said error condition generated at said first data processing means is present until the error condition is corrected, and at least for a data character transfer time.
Claim 5
Dependent Claim 40 words
A method in accordance with claim 3 further including the step of: inhibiting processing of said data until each compared bit of said transmitted data and said complementary data in the word having an error condition are of complementary polarity.
Claim 6
Dependent Claim 58 words
A method in accordance with claim 4 further including the steps of: inhibiting processing of said data at the conclusion of transmission of the data word within a partially transmitted block of data words within which word an error was detected; and retransmitting said data word a predetermined number of times or until said error condition is corrected.
Claim 7
Dependent Claim 107 words
A data communication system comprising: first and second data processing means; means for retransmitting data serially from said first data processing means to said second data processing means; means for simultaneously transmitting complementary data serially from said first data processingmeans to said second data processing means; and error detection means associated with said second data processing means for comparing bit-by-bit said data and said complementary data, including means for retransmitting said data bit-by-bit from said second data processing means back to said first data processing means at a polarity like or inverted from that transmitted as dictated by the comparison of said data and the complementary data.
Claim 8
Dependent Claim 107 words
A data communication system comprising: first and second data processing means; means for retransmitting data serially from said first data processing means to said second data processing means; means for simultaneously transmitting complementary data serially from said first data processingmeans to said second data processing means; and error detection means associated with said second data processing means for comparing bit-by-bit said data and said complementary data, including means for retransmitting said data bit-by-bit from said second data processing means back to said first data processing means at a polarity like or inverted from that transmitted as dictated by the comparison of said data and the complementary data.
Claim 9
Dependent Claim 40 words
A data communication system in accordance with claim 6, further comprising: means responsive to retransmitted data inverted in polarity for inhibiting processing of said data by said second data processing means until said inversion in polarity ceases to be present.
Claim 10
Dependent Claim 82 words
A data communication system in accordance with claim 6, further comprising: means for delaying at least one bit time in said first data processing means said data as transmitted to said second data processing means; means for comparing the polarity of said retransmitted data and said delayed data bit-by-bit, and having an output; and means associated with said first data processing means for deriving an error signal when said output is indicative of a condition of like polarity of the compared signals.
Claim 11
Dependent Claim 40 words
A data communication system in accordance with claim 8, further comprising: means for inverting the polarity of at least the entire remainder of the retransmitted data word when an error is indicated present in any bit of said data word.
Claim 12
Dependent Claim 52 words
A data communication system in accordance with claim 6 wherein said data, said complementary data and said retransmitted data are transmitted over twisted pair lines; and optical coupler means is associated with each of said twisted pair lines for electrically isolating said first data processing means from said second data processing means.
Claim 13
Dependent Claim 33 words
A data communication system in accordance with claim 9, further comprising: means for inhibiting processing of data at the conclusion of transmission of the data word within which an error signal was generated.
Claim 14
Dependent Claim 36 words
A data communication system in accordance with claim 11, further comprising: means for retransmitting said data word having a detected error therein a predetermined number of times or until said error signal is no longer derived.
Claim 15
Dependent Claim 27 words
A data communication system in accordance with claim 8 wherein said error detection means associated with said first and second data processing means comprise exclusive OR gates.
Claim 16
Dependent Claim 27 words
A data communication system in accordance with claim 13 wherein said data transmitting means includes parallel-to-serial conversion means for converting parallel data words to serial data words.
Claim 17
Dependent Claim 170 words
In combination: a first data processor including means for operating upon digital information therein to derive a complementary digital information signal; means for serially transmitting said digital information over a first wire line; means for serially transmitting said complementary digital information over a second wire line; a second data processor adapted to receive said digital information and complementary digital information and including means for comparing same and for generating an output error signal when the polarities of said compared information are alike; retransmission means at said second data processor responsive to said error signal for retransmitting said digital information to said first data processor; transmission error detection means having an output at said first data processor for detecting said retransmitted signal and comparing it to said original digital information delayed such that said comparison is bit-by-bit for corresponding transmitted and retransmitted bits; and means responsive to said output for inverting data transmitted from said first data processing means, thereby forcing an error condition for the remainder of the transfer cycle.
Claim 18
Dependent Claim 170 words
In combination: a first data processor including means for operating upon digital information therein to derive a complementary digital information signal; means for serially transmitting said digital information over a first wire line; means for serially transmitting said complementary digital information over a second wire line; a second data processor adapted to receive said digital information and complementary digital information and including means for comparing same and for generating an output error signal when the polarities of said compared information are alike; retransmission means at said second data processor responsive to said error signal for retransmitting said digital information to said first data processor; transmission error detection means having an output at said first data processor for detecting said retransmitted signal and comparing it to said original digital information delayed such that said comparison is bit-by-bit for corresponding transmitted and retransmitted bits; and means responsive to said output for inverting data transmitted from said first data processing means, thereby forcing an error condition for the remainder of the transfer cycle.
Claim 19
Dependent Claim 33 words
A combination in accordance with claim 15, further comprising: means for retransmitting said digital information having an error therein a predetermined number of times or until said error condition is no longer present.

References Cited (Backward Citations)

US2512038A Cited
US3453592A Cited
US3427585A Cited
US3523279A Cited
US3624603A Cited
US3934224A Cited
US3934131A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-01-23 1981-07-25 1982-01-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-01-23 1985-07-25 1986-01-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-01-23 1989-07-25 1990-01-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag