US4062007A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Solid-state delay timed switching circuit
Assignee: Duracell Inc USA
•
Filing: 1976-09-17
•
Granted: 1977-12-06
•
Expires: 1996-09-17
Abstract
Abstract A solid-state delay timed switching circuit includes a delay timing means for delaying the start of an operational sequence. A function timing means is provided for timing the operational sequence, an alarm timing means for timing an audible alarm at the completion of an operational sequence, a power switching means, a power supply and a power turn-off means to de-energize the power switching means.
Inventors
- 👤 Charles E. Scott
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 17:28
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/28; H03K17/292
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
148 words
A solid-state delay timed switching circuit comprising, in combination: a. a power switching means, b. a power supply means responsive to said power switching means, c. a single delay timing means electrically coupled to said power supply means for providing a time delay before the start of an operational sequence of functions which includes a first bi-directional semiconductor switch, d. a function timing means responsive to said delay timing means for timing an operational sequence of functions for predetermined times, e. a power turn-off means directly responsive to said function timing means for de-energizing said power switching means at the conclusion of the timing cycle of said function timing means which includes a second bi-directional semiconductor switch, and f. an alarm timing means responsive to said power turn-off means providing an audible alarm at the conclusion of the timing cycle said function timing means for a predetermined time.
Claim 2
Dependent Claim
148 words
A solid-state delay timed switching circuit comprising, in combination: a. a power switching means, b. a power supply means responsive to said power switching means, c. a single delay timing means electrically coupled to said power supply means for providing a time delay before the start of an operational sequence of functions which includes a first bi-directional semiconductor switch, d. a function timing means responsive to said delay timing means for timing an operational sequence of functions for predetermined times, e. a power turn-off means directly responsive to said function timing means for de-energizing said power switching means at the conclusion of the timing cycle of said function timing means which includes a second bi-directional semiconductor switch, and f. an alarm timing means responsive to said power turn-off means providing an audible alarm at the conclusion of the timing cycle said function timing means for a predetermined time.
Claim 3
Dependent Claim
19 words
The combination as recited in claim 1, wherein said delay timing means further includes a first programmable unijunction transistor.
Claim 4
Dependent Claim
41 words
The combination as recited in claim 2, wherein the cathode of said first programmable unijunction transistor is connected to the anode of said diode and the cathode of the diode is connected to the gate of said first bi-directional semiconductor switch.
Claim 5
Dependent Claim
16 words
The combination as recited in claim 3 wherein said first bi-directional semiconductor switch includes a triac.
Claim 6
Dependent Claim
54 words
The combination as recited in claim 1, wherein said function timing means includes a bank of switching means, a bank of impedance means, a patch cord coupling at least one of said switching means to at least one of said impedance means, and capacitance means connected in series to said bank of impedance means.
Claim 7
Dependent Claim
17 words
The combination as recited in claim 5, wherein said function timing means further includes a comparator means.
Claim 8
Dependent Claim
17 words
The combination as recited in claim 6, wherein said comparator means includes a second programmable unijunction transistor.
Claim 9
Dependent Claim
17 words
The combination as recited in claim 1, wherein said power turn-off means further includes a relay means.
Claim 10
Dependent Claim
16 words
The combination as recited in claim 1, wherein said second bi-directional semiconductor switch includes a triac.
Claim 11
Dependent Claim
21 words
The combination as recited in claim 1, wherein said alarm timing means includes a uni-directional semiconductor switch and an electromechanical buzzer.
Claim 12
Dependent Claim
16 words
The combination as recited in claim 10, wherein said uni-directional semiconductor switch includes a silicon-controlled rectifier.
References Cited (Backward Citations)
US3973135A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-12-05 | 1981-06-06 | 1981-12-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-12-05 | 1985-06-06 | 1985-12-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-12-05 | 1989-06-06 | 1989-12-06 | $7700.00 | Window Closed / Lapsed |