← Back to Patent Explorer
US4048483A Expired / Lapsed US ⏱️ 0.0 years remaining

Data handling systems

Assignee: United Kingdom Atomic Energy Authority
•
Filing: 1976-07-23
•
Granted: 1977-09-13
•
Expires: 1996-07-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A data handling system receives analogue signals on a number of input lines by scanning the lines continually. The input signals are set into a register and after each scan their positions shifted by one place. A/D converters produce digital signals from these and a computer compares the digital signals with stored threshold data to yield a status binary 1 or 0 according to whether the inputs are inside or outside the threshold. Test signals are interleaved with the analogue signals. The status signals are assembled in a register and continuously recycled so that a constant stuck at 1 or stuck at O defect is at once recognized. The input lines are replicated and a majority vote is taken before any actuator is exercised.

Inventors

  • 👤 Albert Brian Keats

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 03:34
CPC Classifications
G; G05; G05B; G05B9/00; G05B9/02; G05B9/03; G05B23/00; G05B23/02; G05B23/0205; G05B23/0259; G05B23/0286; G05B23/0291

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 200 words
A date handling system comprising a scanning means for scanning a number of analogue signals from independent input lines, cyclicly a test signal injection means by which test signals are interleaved between at least two of said number of analogue signals, an analogue to digital converter means receiving said analogue signals and said test signals and delivering equivalent digital output signals, a primary measurement shift register (PMR) connected to receive said digital output signals and operable to overwrite or recycle said digital signals after each complete scan made by the scanning means with freshly scanned signals, signal extraction means for extracting signals from the shift register (PMR), comparator means for receiving extracted signals and comparing them with stored threshold data to yield a binary 1 or 0 according to the value of each extracted signal relative to said threshold data, a primary status register (PSR) in which the digital bits yielded by the comparator means are assembled as a binary word in which the positions of bits are advanced by one space on each cycle of the scanning means and a majority voting circuit responsive to a majority m out of n status bits indicating an out of tolerance condition.
Claim 2
Dependent Claim 200 words
A date handling system comprising a scanning means for scanning a number of analogue signals from independent input lines, cyclicly a test signal injection means by which test signals are interleaved between at least two of said number of analogue signals, an analogue to digital converter means receiving said analogue signals and said test signals and delivering equivalent digital output signals, a primary measurement shift register (PMR) connected to receive said digital output signals and operable to overwrite or recycle said digital signals after each complete scan made by the scanning means with freshly scanned signals, signal extraction means for extracting signals from the shift register (PMR), comparator means for receiving extracted signals and comparing them with stored threshold data to yield a binary 1 or 0 according to the value of each extracted signal relative to said threshold data, a primary status register (PSR) in which the digital bits yielded by the comparator means are assembled as a binary word in which the positions of bits are advanced by one space on each cycle of the scanning means and a majority voting circuit responsive to a majority m out of n status bits indicating an out of tolerance condition.
Claim 3
Dependent Claim 31 words
A data handling system as claimed in claim 1 in which the values of the test signals are pitched one above and one below the threshold values set into the comparator.
Claim 4
Dependent Claim 18 words
A data handling system as claimed in claim 1 including a monitoring means for the primary status register.
Claim 5
Dependent Claim 21 words
A data handling system as claimed in claim 2 in which the monitoring means comprises a digital sequence pattern recognition circuit.
Claim 6
Dependent Claim 30 words
A data handling system as claimed in claim 4 in which the digital sequence pattern recognition circuit yields a dynamic or ac output only when the required pattern is present.
Claim 7
Dependent Claim 53 words
A data handling system as claimed in claim 1 having PMR shift register address means for advancing the PMR address relative to the scanning means by one place on completion of each scan by the scanning means whereby all the data in the PMR are moved forward one place on each successive scan.

References Cited (Backward Citations)

US3469084A Cited
US3603772A Cited
US3639778A Cited
US3745561A Cited
US3895223A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-09-12 1981-03-14 1981-09-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-09-12 1985-03-14 1985-09-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-09-12 1989-03-14 1989-09-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag