← Back to Patent Explorer
US4047246A Expired / Lapsed US ⏱️ 0.0 years remaining

I/O bus transceiver for a data processing system

Assignee: EMC Corp
•
Filing: 1977-01-10
•
Granted: 1977-09-06
•
Expires: 1997-01-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract There is disclosed an input/output system, employed within a data processing system that includes a central processing unit (CPU). The CPU includes improved input/output shift register structure of interfacing structure for interfacing with I/O structure. The I/O structure includes improved CPU transceiver and peripheral device transceiver apparatus. The device transceiver interfaces with an improved device controller. In the preferred embodiment of the present invention, the CPU, CPU transceiver, device transceiver, and device controller, all being constructed primarily from MOS technology, are each contained within a respective chip. Further features of the input/output system include capability for placement of multiple transceiver/controllers and their respective peripheral devices at varying distances from the CPU by virtue of novel clock and data transmission means which maintains accurate processing of data regardless of propagation delay, distortion, data skewing, etc., due to varying transmission distances and inherent limitations of MOS, bipolar, and other technology.

Inventors

  • 👤 Natalio Kerllenevich
  • 👤 Daniel Michael Clemson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 20:54
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4204; G06F13/4221; G06F13/423

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 318 words
In a data processing system including a CPU and at least one peripheral device controller, transceiver means including a CPU transceiver and at least one peripheral device controller transceiver for transmitting and receiving signals between said CPU and said peripheral device controller, said transceiver means comprising: means for developing local clock pulses of predetermined frequency in said CPU transceiver and said peripheral device controller transceiver, the local clock pulses of said peripheral device controller transceiver being phase shifted from the local clock pulses of said CPU transceiver as a function of conductive distance therebetween; first deriving means responsive to said developing means for deriving CPU clock pulses of less than said predetermined frequency from said local clock puleses of said CPU transceiver and for conducting said CPU clock pulses to said CPU; second deriving means responsive to said developing means for deriving peripheral device controller clock pulses of said less than said predetermined frequency from said local clock pulses of said peripheral device controller transceiver and for conducting said peripheral device controller clock pulses to said peripheral device controller; first means for receiving said signals from said CPU synchronized by a burst of said CPU clock pulses and for transmitting said signals synchronously with a burst of said local clock pulses of said CPU transceiver to said peripheral device controller transceiver; second means, operative mutually exclusively with the operation of said first means, for receiving said signals from said peripheral device controller sychronized by a burst of said peripheral device controller clock pulses and for transmitting said signals synchronously with a burst of said local clock pulses of said peripheral device controller transceiver to said CPU transceiver; and differential bus means for transmitting said signals differentially over said conductive distance and for receiving and combining said signals in a manner to provide self-cancellation of any extraneous noise signals superimposed on said differentially transmitted signals over said conductive distance.
Claim 2
Dependent Claim 318 words
In a data processing system including a CPU and at least one peripheral device controller, transceiver means including a CPU transceiver and at least one peripheral device controller transceiver for transmitting and receiving signals between said CPU and said peripheral device controller, said transceiver means comprising: means for developing local clock pulses of predetermined frequency in said CPU transceiver and said peripheral device controller transceiver, the local clock pulses of said peripheral device controller transceiver being phase shifted from the local clock pulses of said CPU transceiver as a function of conductive distance therebetween; first deriving means responsive to said developing means for deriving CPU clock pulses of less than said predetermined frequency from said local clock puleses of said CPU transceiver and for conducting said CPU clock pulses to said CPU; second deriving means responsive to said developing means for deriving peripheral device controller clock pulses of said less than said predetermined frequency from said local clock pulses of said peripheral device controller transceiver and for conducting said peripheral device controller clock pulses to said peripheral device controller; first means for receiving said signals from said CPU synchronized by a burst of said CPU clock pulses and for transmitting said signals synchronously with a burst of said local clock pulses of said CPU transceiver to said peripheral device controller transceiver; second means, operative mutually exclusively with the operation of said first means, for receiving said signals from said peripheral device controller sychronized by a burst of said peripheral device controller clock pulses and for transmitting said signals synchronously with a burst of said local clock pulses of said peripheral device controller transceiver to said CPU transceiver; and differential bus means for transmitting said signals differentially over said conductive distance and for receiving and combining said signals in a manner to provide self-cancellation of any extraneous noise signals superimposed on said differentially transmitted signals over said conductive distance.

References Cited (Backward Citations)

US3388349A Cited
US3566031A Cited
US3771135A Cited
US3730993A Cited
US3932841A Cited
US3899637A Cited
US3934232A Cited
US3931615A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-09-05 1981-03-07 1981-09-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-09-05 1985-03-07 1985-09-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-09-05 1989-03-07 1989-09-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag