← Back to Patent Explorer
US4035830A Expired / Lapsed US ⏱️ 0.0 years remaining

Composite semiconductor circuit and method of manufacture

Assignee: Raytheon Co
•
Filing: 1975-11-17
•
Granted: 1977-07-12
•
Expires: 1995-11-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process of forming a composite semiconductor integrated circuit by forming one or more epitaxial layers of semiconductor material on a semiconductor substrate, forming pedestals by etching partially through said epitaxial layers to form regions projecting from said substrate and etching through said epitaxial layers to form stress relieving channels in the substrate surrounding the pedestals. A thick layer of easily removable material such as an evaporated layer of chromium plus gold and a plated layer of gold is deposited of sufficient thickness to provide good mechanical support, and the substrate is removed by lapping, grinding or etching until at least the stress relieving channels are exposed thereby forming separate semiconductor elements containing said epitaxial regions. An electrical contact layer is deposited across the surface of the remaining substrate and connected to a thermally conductive support which may be either conductive, such as a block of copper, or insulating, such as a block of beryllium oxide, the support material surrounding the epitaxial regions and completing the construction of the device by forming ohmic and/or rectifying contacts to one or more layers of said epitaxial regions.

Inventors

  • 👤 Chung K. Kim

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 20:24
CPC Classifications
H; H10; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10W; H10W10/00; H10W10/01; H10W10/061; H10W10/10; H10W10/181; H10W44/00; H10W44/20; H10W70/00; H10W70/60; H10W70/611; H10W72/00; H10W72/30; H10W90/00; H10W10/021; H10W10/20; H10W72/071; H10W72/073; H10W72/07331; H10W72/07337

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 110 words
In combination: a support substrate having a predetermined thermal coefficient of expansion; a plurality of separate semiconductor elements comprising semiconductor material, said semiconductor material having a different thermal coefficient of expansion from said substrate; and a thermally conductive layer, a first surface of said thermally conductive layer being bonded to said semiconductor material of said semiconductor elements and a second surface of said thermally conductive layer being bonded to said substrate, said thermally conductive layer being continuous between said semiconductor material of said semiconductor elements and said substrate, and said thermally conductive layer having a plasticity which deforms under a stress below the tensile stress limit of said semiconductor material.
Claim 2
Dependent Claim 110 words
In combination: a support substrate having a predetermined thermal coefficient of expansion; a plurality of separate semiconductor elements comprising semiconductor material, said semiconductor material having a different thermal coefficient of expansion from said substrate; and a thermally conductive layer, a first surface of said thermally conductive layer being bonded to said semiconductor material of said semiconductor elements and a second surface of said thermally conductive layer being bonded to said substrate, said thermally conductive layer being continuous between said semiconductor material of said semiconductor elements and said substrate, and said thermally conductive layer having a plasticity which deforms under a stress below the tensile stress limit of said semiconductor material.
Claim 3
Dependent Claim 26 words
The combination in accordance with claim 1 wherein said elements are formed from the same body of semiconductor material and said layer comprises a conductive metal.
Claim 4
Dependent Claim 15 words
The combination in accordance with claim 2 wherein said substrate comprises an electrically conductive metal.
Claim 5
Dependent Claim 14 words
The combination in accordance with claim 2 wherein said substrate comprises an electrical insulator.
Claim 6
Dependent Claim 18 words
The combination in accordance with claim 4 wherein said layer provides electrical contacts to electrodes of said elements.
Claim 7
Dependent Claim 14 words
The combination in accordance with claim 5 wherein said semiconductor elements comprise gallium arsenide.
Claim 8
Dependent Claim 13 words
The combination in accordance with claim 1 wherein said elements comprise IMPATT diodes.
Claim 9
Dependent Claim 17 words
The combination in accordance with claim 5 wherein said semiconductor elements comprise series connected unidirectional conducting elements.
Claim 10
Dependent Claim 21 words
The combination in accordance with claim 8 wherein said elements have electrodes on the opposite side thereof from said metal layer.
Claim 11
Dependent Claim 110 words
In combination: a support substrate having a predetermined thermal coefficient of expansion; a plurality of separate semiconductor elements comprising semiconductor material, said semiconductor material having a different thermal coefficient of expansion from said substrate; and a thermally conductive layer, a first surface of said thermally conductive layer being bonded to said semiconductor material of said semiconductor elements and a second surface of said thermally conductive layer being bonded to said substrate, said thermally conductive layer being continuous between said semiconductor material of said semiconductor elements and said substrate, and said thermally conductive layer having a plasticity which deforms under a stress below the tensile stress limit of said semiconductor material.
Claim 12
Dependent Claim 110 words
In combination: a support substrate having a predetermined thermal coefficient of expansion; a plurality of separate semiconductor elements comprising semiconductor material, said semiconductor material having a different thermal coefficient of expansion from said substrate; and a thermally conductive layer, a first surface of said thermally conductive layer being bonded to said semiconductor material of said semiconductor elements and a second surface of said thermally conductive layer being bonded to said substrate, said thermally conductive layer being continuous between said semiconductor material of said semiconductor elements and said substrate, and said thermally conductive layer having a plasticity which deforms under a stress below the tensile stress limit of said semiconductor material.
Claim 13
Dependent Claim 14 words
The combination in accordance with claim 10 wherein said substrate comprises an electrical insulator.
Claim 14
Dependent Claim 18 words
The combination in accordance with claim 11 wherein said layer provides electrical contacts to electrodes of said elements.

References Cited (Backward Citations)

US3825353A Cited
US3893229A Cited
US3909929A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-07-11 1981-01-10 1981-07-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-07-11 1985-01-10 1985-07-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-07-11 1989-01-10 1989-07-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag