← Back to Patent Explorer
US4034196A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital signal processing device with quantizer

Assignee: US Philips Corp
•
Filing: 1975-10-23
•
Granted: 1977-07-05
•
Expires: 1995-10-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital signal processing device of the recursive type, such as a recursive digital filter or a digital oscillator, comprising a storage device for storing at least one first code word related to an output code word, multiplying means for multiplying said first code word by a given weighting factor for generating a second output code word, a controlled quantizer which applies rounding or magnitude truncation upon said second code word in response to a third code word which is related to said first code word.

Inventors

  • 👤 Hans-Jurgen Butterweck
  • 👤 Theodoor Antonius Carel Maria Claasen
  • 👤 Wolfgang Friedrich Georg Mecklenbrauker
  • 👤 Johannes Bernhard Heinrich Peek

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 20:33
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/38; H; H03; H03H; H03H17/00; H03H17/02; H03H17/04; H03H17/0461; H03K; H03K3/00; H03K3/80

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 132 words
A digital signal processing device comprising: supply means for supplying a sequence of code word signals; coefficient storage means for storing predetermined weighting coefficients; multiplying means for multiplying ones of said code word signals by ones of said weighting coefficients and producing a sequence of output signals; and first combination means for combining two sequences of signals from said multiplying means, and producing an output signal; feedback means for feeding back a quantized representation of said output signals to said supply means, comprising a quantizer having a first and second input, and an output connected to said supply means, and second combination means for combining said output signal of said digital multiplier with a sequence of code word signals from said supply means, and producing an output signal for controlling said quantizer.
Claim 2
Dependent Claim 132 words
A digital signal processing device comprising: supply means for supplying a sequence of code word signals; coefficient storage means for storing predetermined weighting coefficients; multiplying means for multiplying ones of said code word signals by ones of said weighting coefficients and producing a sequence of output signals; and first combination means for combining two sequences of signals from said multiplying means, and producing an output signal; feedback means for feeding back a quantized representation of said output signals to said supply means, comprising a quantizer having a first and second input, and an output connected to said supply means, and second combination means for combining said output signal of said digital multiplier with a sequence of code word signals from said supply means, and producing an output signal for controlling said quantizer.
Claim 3
Dependent Claim 50 words
A digital signal processing device as claimed in claim 1, wherein said quantizer is arranged to round downwards the code words signals produced by said first combination means if the simultaneously occurring output code word of said second combination means has a value which is smaller than a predetermined number.
Claim 4
Dependent Claim 50 words
A digital signal processing device as claimed in claim 1, wherein said quantizer is arranged to round upwards the code words signals produced by said first combination means if the simultaneously occurring output code word of said second combination means has a value which is greater than a predetermined number.
Claim 5
Dependent Claim 67 words
A digital signal processing device as claimed in claim 3, wherein said quantizer applies magnitude truncation to code words produced by said first combination means, if the simultaneously occurring output codeword of the second combination means has a value which is smaller than a given first number and greater than a given second number, said second number having a value which is smaller than said first number.
Claim 6
Dependent Claim 27 words
A digital signal processing device as claimed in claim 4, wherein said first and said second number have equal absolute values each equal to one quantization step.

References Cited (Backward Citations)

US3609568A Cited
US3725687A Cited
US3749895A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-07-04 1981-01-03 1981-07-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-07-04 1985-01-03 1985-07-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-07-04 1989-01-03 1989-07-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag