Patent US3462172A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4025867A Expired / Lapsed US ⏱️ 0.0 years remaining

Capacitance magnification circuit

Assignee: AT&T Inc
•
Filing: 1976-06-16
•
Granted: 1977-05-24
•
Expires: 1996-06-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A capacitance magnification circuit comprising an amplifier having a positive gain G, a first capacitor having a value C1, and a second capacitor having a value C2. The first capacitor is connected between the input port of the amplifier and an input port of the circuit, the second capacitor is connected between the input and output ports of the amplifier, and the output port of the amplifier is connected to an output port of the circuit. An effective capacitance value C1 2 /δ is realized when the condition (G-1)C2-C1=δ is satisfied, where δ is an arbitrarily small positive value.

Inventors

  • 👤 Harold Seidel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 10:01
CPC Classifications
H; H03; H03K; H03K4/00; H03K4/06; H03K4/08; G; G06; G06G; G06G7/00; G06G7/12; G06G7/18; G06G7/184; G06G7/186; H03H; H03H11/00; H03H11/46; H03H11/48; H03H11/483

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 50 words
A capacitance magnification circuit comprising: a positive gain amplifier having an input port, and an output port; a first capacitor directly connected between said amplifier input port and said amplifier output port; and a second capacitor connected between said amplifier input port and an input terminal of said magnification circuit.
Claim 2
Dependent Claim 50 words
A capacitance magnification circuit comprising: a positive gain amplifier having an input port, and an output port; a first capacitor directly connected between said amplifier input port and said amplifier output port; and a second capacitor connected between said amplifier input port and an input terminal of said magnification circuit.
Claim 3
Dependent Claim 39 words
The circuit of claim 1 wherein said first capacitor has a value C2, said second capacitor has a value C1 and said amplifier has a gain G such that (g-1)C2- C1=δ where δ is an arbitrarily small positive value.
Claim 4
Dependent Claim 60 words
Apparatus for developing a capacitance between a first and second terminal comprising: an amplifier having its output port connected to said second terminal; a first capacitor directly connected between said first terminal and a positive input port of said amplifier; and a second capacitor connected between said output port of said amplifier and said positive input port of said amplifier.
Claim 5
Dependent Claim 60 words
Apparatus for developing a capacitance between a first and second terminal comprising: an amplifier having its output port connected to said second terminal; a first capacitor directly connected between said first terminal and a positive input port of said amplifier; and a second capacitor connected between said output port of said amplifier and said positive input port of said amplifier.
Claim 6
Dependent Claim 34 words
The apparatus of claim 3 wherein said first capacitance has a value C1, said second capacitance has a value C2, said amplifier has a gain G, and said developed capacitance has the value ##EQU3##
Claim 7
Dependent Claim 58 words
The apparatus of claim 3, further comprising: a first resistor connected between said output port of said amplifier and a negative input port of said amplifier; and a second resistor connected between said negative input of said amplifier and a terminal of fixed potential, said first and second resistors being selected to control the gain of said amplifier.
Claim 8
Dependent Claim 75 words
A circuit including a first capacitor of value C1 and a second capacitor of value C2 adapted to magnify the value of said first capacitor by a factor of K, characterized by: a positive gain amplifier having an input port and an output port, with said first capacitor being connected to said input port, said second capacitor being directly connected between said input port and said output port, and said gain having the values ##EQU4##
Claim 9
Dependent Claim 75 words
A circuit including a first capacitor of value C1 and a second capacitor of value C2 adapted to magnify the value of said first capacitor by a factor of K, characterized by: a positive gain amplifier having an input port and an output port, with said first capacitor being connected to said input port, said second capacitor being directly connected between said input port and said output port, and said gain having the values ##EQU4##
Claim 10
Dependent Claim 75 words
A circuit including a first capacitor of value C1 and a second capacitor of value C2 adapted to magnify the value of said second capacitor by a factor of K, characterized by: a positive gain amplifier having an input port and an output port, with said first capacitor being directly connected to said input port, said second capacitor being connected between said input port and said output port, and said gain having the values ##EQU5##
Claim 11
Dependent Claim 75 words
A circuit including a first capacitor of value C1 and a second capacitor of value C2 adapted to magnify the value of said second capacitor by a factor of K, characterized by: a positive gain amplifier having an input port and an output port, with said first capacitor being directly connected to said input port, said second capacitor being connected between said input port and said output port, and said gain having the values ##EQU5##
Claim 12
Dependent Claim 74 words
A capacitance magnification circuit comprising: a positive gain amplifier having an input port and an output port; first means, presenting a purely capacitive value across a first port, having said first port directly connected between said amplifier input port and said amplifier output port; and second means, presenting a purely capacitive value across a second port, having said second port connected between said amplifier input port and an input terminal of said magnification circuit.
Claim 13
Dependent Claim 74 words
A capacitance magnification circuit comprising: a positive gain amplifier having an input port and an output port; first means, presenting a purely capacitive value across a first port, having said first port directly connected between said amplifier input port and said amplifier output port; and second means, presenting a purely capacitive value across a second port, having said second port connected between said amplifier input port and an input terminal of said magnification circuit.

References Cited (Backward Citations)

US3094675A Cited
US3047808A Cited
US3333117A Cited
US3643173A Cited
US3831117A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-05-23 1980-11-22 1981-05-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-05-23 1984-11-22 1985-05-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-05-23 1988-11-22 1989-05-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag