← Back to Patent Explorer
US4024471A Expired / Lapsed US ⏱️ 0.0 years remaining

Meter and amplifier circuit for measuring AC and DC signals

Assignee: Individual
•
Filing: 1975-09-08
•
Granted: 1977-05-17
•
Expires: 1995-09-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The bases of a first pair of opposite conductivity transistors are connected to one input terminal of the amplifier circuit. A conventional meter is connected in the collector-emitter path of a second pair of transistors. Four arrangements are disclosed for coupling the first pair of transistors to the second pair; two of the embodiments enable DC signals to be measured and the other two AC signals.

Inventors

  • 👤 Ronald J. Bakken

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 02:18
CPC Classifications
G; G01; G01R; G01R1/00; G01R1/30; G01R15/00; G01R15/12; G01R19/00; G01R19/22

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 249 words
A meter and amplifier circuit comprising a pair of input terminals, a first pair of opposite conductivity transistors, a second pair of opposite conductivity transistors, the transistors of each pair having a base, collector and emitter, the bases of said first pair of transistors being connected together and to one of said input terminals, power supply means, a meter, first means connecting said power supply means and meter in circuit with the collector and emitter of one of said second pair of transistors, second means connecting said power supply means and meter in circuit with the collector and emitter of the other of said second pair of transistors, third means connecting the collector and emitter of one of said first pair of transistors in circuit with said power means including a first resistor connected between the emitter of said one of said first pair of transistors and said power supply means, fourth means connecting the collector and emitter of the other of said first pair of transistors in circuit with said power means including a second resistor connected between the emitter of said other of said first pair of transistors and said power means, fifth means connecting the base of said one transistor of said second pair of transistors to said power supply means, sixth means connecting the base of the other of said second pair of transistors to said power supply means, and at least a third resistor connected between the emitter of said first pair of transistors.
Claim 2
Dependent Claim 249 words
A meter and amplifier circuit comprising a pair of input terminals, a first pair of opposite conductivity transistors, a second pair of opposite conductivity transistors, the transistors of each pair having a base, collector and emitter, the bases of said first pair of transistors being connected together and to one of said input terminals, power supply means, a meter, first means connecting said power supply means and meter in circuit with the collector and emitter of one of said second pair of transistors, second means connecting said power supply means and meter in circuit with the collector and emitter of the other of said second pair of transistors, third means connecting the collector and emitter of one of said first pair of transistors in circuit with said power means including a first resistor connected between the emitter of said one of said first pair of transistors and said power supply means, fourth means connecting the collector and emitter of the other of said first pair of transistors in circuit with said power means including a second resistor connected between the emitter of said other of said first pair of transistors and said power means, fifth means connecting the base of said one transistor of said second pair of transistors to said power supply means, sixth means connecting the base of the other of said second pair of transistors to said power supply means, and at least a third resistor connected between the emitter of said first pair of transistors.
Claim 3
Dependent Claim 74 words
A meter and amplifier circuit in accordance with claim 1 in which said fifth connecting means also connects the base of said one transistor of said second pair of transistors to the emitter of said one transistor of said first pair of transistors and said sixth connecting means also connects the base of the other of said second pair of transistors to the emitter of said other transistor of said first pair of transistors.
Claim 4
Dependent Claim 76 words
A meter and amplifier circuit in accordance with claim 1 in which said fifth connecting means also connects the base of said one transistor of said second pair of transistors to the collector of the other transistors of said first pair of transistors, and in which said sixth connecting means also connects the base of the other of said second pair of transistors to the collector of said one transistor of said first pair of transistors.
Claim 5
Dependent Claim 77 words
A meter and amplifier circuit in accordance with claim 2 in which said fifth connecting means includes a resistor between the base of said one transistor of said second pair of transistors and the emitter of said one transistor of said first pair of transistors, and said sixth connecting means includes a resistor between the base of the other of said second pair of transistors and the emitter of the other of said first pair of transistors.
Claim 6
Dependent Claim 23 words
A meter and amplifier circuit in accordance with claim 1 including resistance means connected between the emitters of said second pair of transistors.
Claim 7
Dependent Claim 28 words
A meter and amplifier circuit in accordance with claim 5 in which said first connecting means includes a capacitor and in which said second means includes a capacitor.
Claim 8
Dependent Claim 23 words
A meter and amplifier circuit in accordance with claim 1 in which the collectors of said second pair of transistors are tied together.

References Cited (Backward Citations)

US2955257A Cited
US3319175A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-05-16 1980-11-15 1981-05-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-05-16 1984-11-15 1985-05-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-05-16 1988-11-15 1989-05-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag