Synchro rate generator

Claim 2

Means for developing a signal proportional to the rate of change of angular information conveyed by respective quadrature sinusoidally amplitude modulated carrier signals comprising; means for demodulating each of said quadrature signals and said carrier signal against said carrier signal as reference, means for dividing each of said demodulated quadrature signals by a carrier signal amplitude reference as obtained from demodulating said carrier reference signal, means for differentiating each of the output signals from said means for dividing, and means for selectively dividing selected outputs from said means for differentiating by selected ones of the outputs of said means for dividing as a function of the angular information conveyed by said quadrature amplitude modulated carrier signals, the output from said means for selectively dividing comprising an output signal proportional to said rate of change of angular information.

Claim 3

The signal development means of claim 1, with said means for selectively dividing comprising a signal divider having a dividend input and a divisor input, signal amplitude comparitor logic means receiving the respective outputs of said means for dividing as inputs thereto and including switching logic means responsive to the output of said comparator logic means to apply a switched one of the outputs from said means for dividing as input to the divisor input of said signal divider, and a switched one of the outputs of said means for differentiating as input to the dividend input of said signal divider, with the output from said signal divider comprising said angular rate definitive output signal.

Claim 4

The signal development means of claim 2, with means for inverting the respective outputs of said means for differentiating, said switching logic means being responsive to the output of said comparator logic means to apply switched ones of the outputs of said means for differentiating and output complements from said means for inverting as input to the dividend input of said signal divider.

Claim 5

The signal development means of claim 3, with said quadrature angle-defining signals being proportional respectively to sin θ and cos θ, where θ is the information angle, said comparator logic means comprising a first signal comparator receiving the sin θ proportional output signal from said means for dividing and producing an output signal when said sin θ signal exceeds a predetermined negative signal amplitude, a second signal comparator receiving said sin θ proportional output signal and producing an output signal when said sin θ signal exceeds a like predetermined positive signal amplitude, and third signal comparator receiving the cos θ proportional output signal from said means for dividing and producing an output signal when said cos θ signal is of positive polarity, and logic gating means receiving the outputs of said first, second and third signal comparators to develop a first pair of logic outputs to respective switching means through which one of the sin θ and cos θ signals is applied as divisor input to said signal divider and respective third, fourth, fifth, and sixth logic outputs to respective switching means through which one of the outputs and output complements of said means for differentiating is applied as dividend input to said signal divider.

Claim 6

The signal development means of claim 4 with the respective switched ones of said divisor and dividend inputs to said signal dividing being those like ones of said sin θ and cos θ definitive signals as respectively outputted from said means for dividing and inverting and said means for differentiating.

Claim 7

The signal development means of claim 5, with said logic switching means being responsive to information angles θ whose sine functions exceed a predetermined reference level to switch the sin θ definitive output of said means for dividing and the sin θ definitive output from one of said means for differentiating and inverting as respective divisor and dividend inputs to said signal divider, and being responsive to information angles whose sine functions are less than said predetermined reference value to switch the cos θ definitive output of one of said means for differentiating and inverting as respective divisor and dividend inputs to said signal divider.

Claim 8

The signal development means of claim 6, wherein said one of the sin θ and cos θ definitive outputs comprises that outputted from one of said means for differentiating and inverting having a polarity like that of the selected output from said means for dividing as applied as divisor input to said signal divider.

Claim 9

The signal development means of claim 7 wherein said predetermined reference level is substantially a mid-value of the maximum amplitude of said sin θ definitive signal.