US4016543A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Processor address recall system
Assignee: Silicon Valley Bank Inc
•
Filing: 1975-02-10
•
Granted: 1977-04-05
•
Expires: 1995-02-10
Abstract
Abstract An address recall system coupled to a processor to permit operator examination of a predetermined number of executed system addresses. A processor system address is manually inserted to the recall system. When a system address being executed compares with the operator address setting, an address equality signal is generated. The recall system logic generates either a stop or interrupt state for the processor responsive to actuation of another manually operated input switch. Addresses being executed by the processor are stored in a push down memory stack within the recall system. When an address equality signal is generated, one or more of the consecutively executed addresses contained in the memory stack may be manually displayed in the reverse order of execution.
Inventors
- 👤 Theodore A. Franks
- 👤 Charles L. Kapeghian
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 01:16
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/25
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
127 words
An address recall system coupled to a data processor system which includes a data processor, memory means and at least one peripheral unit for detecting and retrieving a predetermined number of processor system executed memory address signals, comprising: a. switch means for generating a first set of signals corresponding to a predetermined address within said processor system; b. control means for receiving address signals executed in said processor system and for detecting said predetermined address; c. storing means comprising a group of registers for storing a predetermined number of said processor system executed address signals received by said control means; and, d. means for retrieving said processor system executed address signals contained in said group of registers when said predetermined address is detected in said control means.
Claim 2
Dependent Claim
127 words
An address recall system coupled to a data processor system which includes a data processor, memory means and at least one peripheral unit for detecting and retrieving a predetermined number of processor system executed memory address signals, comprising: a. switch means for generating a first set of signals corresponding to a predetermined address within said processor system; b. control means for receiving address signals executed in said processor system and for detecting said predetermined address; c. storing means comprising a group of registers for storing a predetermined number of said processor system executed address signals received by said control means; and, d. means for retrieving said processor system executed address signals contained in said group of registers when said predetermined address is detected in said control means.
Claim 3
Dependent Claim
43 words
The address recall system as recited in claim 1 where said control means includes means for terminating a flow of said processor system executed address signals to said storing means when said first set of signals corresponding to said predetermined address is detected.
Claim 4
Dependent Claim
32 words
The address recall system as recited in claim 2 where said retrieving means includes means for displaying said predetermined address and prior processor system executed address signals contained in said storing means.
Claim 5
Dependent Claim
45 words
The address recall system as recited in claim 2 where said storing means includes means for maintaining said processor system executed address signals contained in said storing means independent of said processor operation mode when said flow of addresses to said storing means is terminated.
Claim 6
Dependent Claim
40 words
The address recall system as recited in claim 1 where said predetermined number of processor system executed address signals are stored in said storing means in consecutive order of execution of said processor system executed address signals in said processor.
Claim 7
Dependent Claim
31 words
The address recall system as recited in claim 1 where said group of registers includes a memory stack for maintaining said processor system executed address signals contained in said storing means.
Claim 8
Dependent Claim
33 words
The address recall system as recited in claim 6 where said storing means includes a push down memory stack for maintaining a last predetermined number of consecutively executed sets of said address signals.
Claim 9
Dependent Claim
48 words
The address recall system as recited in claim 1 where said processor system executed address signals are applied to said control means from a control bus coupled to said memory means of said processor system, said control bus carrying said address signals being executed in said processor system.
Claim 10
Dependent Claim
29 words
The address recall system as recited in claim 1 where said control means includes means for comparing said first set of signals with said processor system executed address signals.
Claim 11
Dependent Claim
39 words
The address recall system as recited in claim 9 where said control means is coupled to (1) said switch means and (2) said processor system for comparing said first set of signals with said processor system executed address signals.
Claim 12
Dependent Claim
25 words
The address recall system as recited in claim 9 where said comparing means includes means for parallel comparison of said processor system executed address signals.
Claim 13
Dependent Claim
61 words
The address recall system as recited in claim 11 where said parallel comparison means includes a set of parallel digital comparator means coupled each to the other, said set of parallel digital comparator means being connected to an address line of said processor system for comparing said address signals being executed in said processor system with said first set of signals.
Claim 14
Dependent Claim
42 words
The address recall system as recited in claim 12 where said control means includes coincidence logic means coupled to said comparator means and said address line for generating a control signal for terminating insert of said address signals to said storing means.
Claim 15
Dependent Claim
43 words
The address recall system as recited in claim 1 where said means for storing said processor system executed address signals includes counter means for reading said address signals in said storing means when a predetermined control signal is received from said control means.
Claim 16
Dependent Claim
51 words
The address recall system as recited in claim 14 where said counter means includes: a. counter control means responsive to said switch means and said control means; and, b. at least one address counter means coupled to said counter control means for addressing a predetermined memory location in said storing means.
Claim 17
Dependent Claim
46 words
The address recall system as recited in claim 1 including interrupt control means coupled to said control means and a control bus of said processor system for generating an interruption of said processor system responsive to the detection of said predetermined address by said control means.
Claim 18
Dependent Claim
45 words
The address recall system as recited in claim 1 including stop control means coupled to said control means and a control bus of said processor for terminating processor system execution of said addresses responsive to the detection of said predetermined address by said control means.
Claim 19
Dependent Claim
33 words
The address recall system as recited in claim 1 in which said retrieving means includes means for providing a binary display of the processor system executed address signals contained in the storing means.
Claim 20
Dependent Claim
36 words
The address recall system as recited in claim 1 in which said retrieving means includes means for retrieving individual ones of said processor system executed address signals contained in said storing means when said processor halts.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-04-04 | 1980-10-04 | 1981-04-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-04-04 | 1984-10-04 | 1985-04-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-04-04 | 1988-10-04 | 1989-04-05 | $7700.00 | Window Closed / Lapsed |