Abstract In order to prevent the formation of a parasitic PNPN thyristor in an integrated circuit having at least one NPN transistor, a layer of semiconductor material of a conductivity type opposite that of the substrate is formed on the substrate. An isolation region of the same conductivity type as the substrate is formed on this layer and a further layer of the same conductivity type as the isolation region, but of a higher impurity concentration, is formed on the back surface of the substrate. A diffusion layer of the same conductivity type as the substrate, which serves as the base region of the NPN transistor, is formed on the layer having the conductivity type opposite to that of the substrate. A further layer of the same conductivity type and a higher impurity concentration than the isolation region is formed on the back surface of the substrate and an insolation layer is formed on the back surface of the substrate and on the substrate. A further diffusion layer of a conductivity type opposite to that of the substrate, which serves as the emitter region of the transistor is formed using the insolation layer as a mask.
In an integrated circuit having at least one or more NPN transistors using a semiconductor substrate of one conductivity type, a method of making integrated circuits free from the formation of a parasitic PNPN thyristor characterized in that a layer of the second conductivity type is formed on said substrate, an isolation region of the first conductivity type is formed in said layer, a layer of the first conductivity type having a high impurity concentration is formed on the back face of said substrate, a diffusion layer of the first conductivity type which serves as a base region of said NPN transistor is formed in said layer of the second conductivity type, a layer of the first conductivity type having a high impurity concentration is formed on the back face of said substrate, an insulation layer is formed on the back face of said substrate and on the substrate, snd a diffusion layer of the second conductivity type which serves as an emitter region of said NPN transistor is formed with said insulation layer as a mask.
Claim 2
Dependent Claim
177 words
In an integrated circuit having at least one or more NPN transistors using a semiconductor substrate of one conductivity type, a method of making integrated circuits free from the formation of a parasitic PNPN thyristor characterized in that a layer of the second conductivity type is formed on said substrate, an isolation region of the first conductivity type is formed in said layer, a layer of the first conductivity type having a high impurity concentration is formed on the back face of said substrate, a diffusion layer of the first conductivity type which serves as a base region of said NPN transistor is formed in said layer of the second conductivity type, a layer of the first conductivity type having a high impurity concentration is formed on the back face of said substrate, an insulation layer is formed on the back face of said substrate and on the substrate, snd a diffusion layer of the second conductivity type which serves as an emitter region of said NPN transistor is formed with said insulation layer as a mask.