US4009472A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dynamic associative cell
Assignee: International Business Machines Corp
•
Filing: 1975-05-16
•
Granted: 1977-02-22
•
Expires: 1995-05-16
Abstract
Abstract This specification describes an associative memory cell capable of performing logic functions. The cell comprises two transistors with their collectors connected to an output line and their emitters connected to an input line carrying either the true or complement of one variable. The bases of the two transistors can each be selectively connected to either the true and complement of a second variable or fixed at one of two reference or logic levels to permit the performing of sixteen different logic functions of the two input variables by the cell.
Inventors
- 👤 John Wyn Jones
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 14:24
CPC Classifications
G; G11; G11C; G11C15/00; G11C15/04; H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17704; H03K19/17708
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
170 words
In an array for performing logic functions a new storage cell comprising; two, three terminal semi-conductive devices, an output line coupled through a load device to a source of potential and to a first terminal of both the transistors, input lines for carrying the true and complement of at least two input variables and two different reference levels, one of the reference levels representing an up logic level of the input variables and the other reference level representing a down logic level of the input variables, and connection means for coupling a second terminal of one of the semi-conductive devices to an input level carrying the true of one input variable and the second terminal of the other transistor to the input line carrying the complement of the same input variable and selective connection means for selectively connecting the third terminal of the semi-conductive device to at least one of the other input lines whereby one of sixteen logic functions of two variables can be performed by the storage cell.
Claim 2
Dependent Claim
170 words
In an array for performing logic functions a new storage cell comprising; two, three terminal semi-conductive devices, an output line coupled through a load device to a source of potential and to a first terminal of both the transistors, input lines for carrying the true and complement of at least two input variables and two different reference levels, one of the reference levels representing an up logic level of the input variables and the other reference level representing a down logic level of the input variables, and connection means for coupling a second terminal of one of the semi-conductive devices to an input level carrying the true of one input variable and the second terminal of the other transistor to the input line carrying the complement of the same input variable and selective connection means for selectively connecting the third terminal of the semi-conductive device to at least one of the other input lines whereby one of sixteen logic functions of two variables can be performed by the storage cell.
Claim 3
Dependent Claim
62 words
The storage cell of claim 1 wherein the devices have a control terminal and two controlled terminals wherein one of the controlled terminals is coupled to the output line, the other of the controlled terminals is coupled to either the true or complement of one of the input variables and the control terminals is coupled to the other of the input lines.
Claim 4
Dependent Claim
34 words
The storage cell of claim 2 wherein said semi-conductive devices are transistors and the first controlled terminal is the collector, the second controlled terminal is the emitter and the control terminal is the base.
Claim 5
Dependent Claim
199 words
An array for performing logic functions comprising, a plurality of sets of input lines for carrying both the true and complement of at least two input variables, a plurality of output lines intersecting said sets of input lines, reference potential means at intersections of output lines with sets of input lines, a pair of three terminal semi-conductive devices located at each of said intersections, coupling means at said intersections coupling the first terminal of each of said semi-conductive devices in the pair to the output line, the second terminal of one of the two semi-conductive devices to an input line containing the true of one of the input variables, the second terminal of the other of the two semi-conductive devices to the input line carrying the complement of that one input variable; and variable connection means at each of said intersections for selectively connecting the third terminal of the two semi-conductive devices each to any one of the other input lines in the set or the reference potential means to perform a logic function determined by the selective connection variable involving the first or both of the input variables on the set of input lines passing through the intersection.
Claim 6
Dependent Claim
199 words
An array for performing logic functions comprising, a plurality of sets of input lines for carrying both the true and complement of at least two input variables, a plurality of output lines intersecting said sets of input lines, reference potential means at intersections of output lines with sets of input lines, a pair of three terminal semi-conductive devices located at each of said intersections, coupling means at said intersections coupling the first terminal of each of said semi-conductive devices in the pair to the output line, the second terminal of one of the two semi-conductive devices to an input line containing the true of one of the input variables, the second terminal of the other of the two semi-conductive devices to the input line carrying the complement of that one input variable; and variable connection means at each of said intersections for selectively connecting the third terminal of the two semi-conductive devices each to any one of the other input lines in the set or the reference potential means to perform a logic function determined by the selective connection variable involving the first or both of the input variables on the set of input lines passing through the intersection.
Claim 7
Dependent Claim
63 words
The storage cell of claim 4 wherein the devices have a control terminal and two controlled terminals wherein one of the controlled terminals is coupled to the input line and the other of the controlled terminals is coupled to either the true or complement of one of the input variables and the control terminals is coupled to the other of the input lines.
Claim 8
Dependent Claim
34 words
The storage cell of claim 4 wherein said semi-conductive devices are transistors and the first controlled terminal is the collector, the second controlled terminal is the emitter and the control terminal is the base.
References Cited (Backward Citations)
US3949383A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-02-22 | 1980-08-23 | 1981-02-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-02-22 | 1984-08-23 | 1985-02-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-02-22 | 1988-08-23 | 1989-02-22 | $7700.00 | Window Closed / Lapsed |