Count control system for coin counting machine

Claim 1

A count signal arranging circuit for a control system for rearranging detection signals from a plurality of coin detectors into count signals with predetermined timing so that said counting signals can be totalized by a count addition circuit said count signal arranging circuit comprising: a. a clock signal generator for generating clock signals; b. a sequential drive signal forming circuit coupled to said clock signal generator for forming sequential drive signals each made up of a set of clock signals generated by said clock signal generator, and for sequentially and cyclically producing the sequential drive signals respectively at different times for the respective coin detectors; and c. a count signal generating circuit for each coin detector coupled to said sequential drive signal forming circuit and said clock signal generator for forming, when a detection signal produced by said coin detector is applied thereto, a predetermined pulse signal from clock signals of the sequential drive signal, which pulse signal is a count signal for the corresoinding coin detector, each count signal generating circuit comprising: an input signal detection circuit for the corresponding coin detector, which, at the occurrence of a clock signal on the leading edge of the sequential drive signal, detects the presence or absence of a detection signal from the corresponding coin detector, and thereafter memorizes the presence or absence of the detection signal until the end of the sequential drive signal; and a count pulse generating circuit coupled to said input signal detection circuit for forming, at the occurrence of the clock signal on the trailing edge of the sequential drive signal, a predetermined pulse signal which is a count signal based on the memory content of said input signal detection circuit which has been stored therein.