← Back to Patent Explorer
US4005361A Expired / Lapsed US ⏱️ 0.0 years remaining

Performance assurance apparatus for phased antenna array drives

Assignee: Lockheed Electronics Co Inc
•
Filing: 1975-11-04
•
Granted: 1977-01-25
•
Expires: 1995-11-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuit for monitoring the accuracy of the phase shift produced in an r.f. power distribution network in which the phase shift network includes diodes, means for sensing the conductive state of the terminating diodes, and structure for comparing the state of the diodes against a desired condition to provide a warning indication in the event the diodes are not in the proper condition to provide the desired phase shift.

Inventors

  • 👤 David S. Lerner

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 12:08
CPC Classifications
H; H01; H01Q; H01Q3/00; H01Q3/26; H01Q3/30; H01Q3/34; H01Q3/36; H01Q3/38; H01Q3/385

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 220 words
In an r.f. phase shift system including a plurality of diodes, digital phase shift specifying means for supplying a binary signal specifying bias states for said diodes, and means for selectively biasing said diodes to operate in one of a conducting and a nonconducting state to bring about a predetermined r.f. phase shift in response to the phase shift dictated by said phase shift specifying means, each of said diodes exhibiting characteristic first and second potentials when biased to said conducting and nonconducting states, a monitoring circuit for determining whether said diodes are properly biased to bring about said predetermined phase shift, said monitoring circuit comprising means coupled to each of said diodes for sensing the bias state indicating characteristic potential there across, means coupled to said sensing means for producing a diode bias state indicating first additional binary signal corresponding to said obtaining characteristic potential, means coupled to said first additional binary signal producing means and to said phase shift specifying means for comparing said first additional binary signal with said binary signal corresponding to the desired bias condition at said diodes to achieve a predetermined phase shift, and indicating means connected to said comparing means to provide a warning indication upon the sensing of a lack of correspondence between said binary signal and said first additional binary signal.
Claim 2
Dependent Claim 220 words
In an r.f. phase shift system including a plurality of diodes, digital phase shift specifying means for supplying a binary signal specifying bias states for said diodes, and means for selectively biasing said diodes to operate in one of a conducting and a nonconducting state to bring about a predetermined r.f. phase shift in response to the phase shift dictated by said phase shift specifying means, each of said diodes exhibiting characteristic first and second potentials when biased to said conducting and nonconducting states, a monitoring circuit for determining whether said diodes are properly biased to bring about said predetermined phase shift, said monitoring circuit comprising means coupled to each of said diodes for sensing the bias state indicating characteristic potential there across, means coupled to said sensing means for producing a diode bias state indicating first additional binary signal corresponding to said obtaining characteristic potential, means coupled to said first additional binary signal producing means and to said phase shift specifying means for comparing said first additional binary signal with said binary signal corresponding to the desired bias condition at said diodes to achieve a predetermined phase shift, and indicating means connected to said comparing means to provide a warning indication upon the sensing of a lack of correspondence between said binary signal and said first additional binary signal.
Claim 3
Dependent Claim 107 words
The monitoring circuit of claim 1, in which said first additional binary signal producing means comprises a first comparator for comparing the output of said sensing means coupled thereto against a first reference to produce a first bit signal at one level only upon the sensing of said first characteristic potential at said diodes, and a second comparator for comparing the output of said sensing means coupled thereto with a second reference and for producing a second bit signal at said one level only upon the sensing of said second characteristic potential at said diodes, said first and second bit signals constituting said first additional binary signal.
Claim 4
Dependent Claim 63 words
The monitoring circuit of claim 2, wherein said diode biasing means comprises a plurality of drive circuits respectively connected to one side of said plurality of diodes at a plurality of sensing points, each of said drive circuits receiving a bias signal for its associated of said diodes and being effective to establish said one of said characteristic potentials at said sensing points.
Claim 5
Dependent Claim 30 words
The monitoring system of claim 2, further comprising means connected to said sensing means for sequentially applying said diode voltages from said sensing means to said first and second comparators.
Claim 6
Dependent Claim 91 words
The monitoring circuit of claim 4, in which said first comparator includes first and second operational amplifiers each having a positive and a negative input, said sequentially applied diode voltages being applied to the positive and negative inputs of said first and second amplifiers respectively, first and second preset references voltage sources respectively connected to the negative and positive inputs of said first and second amplifier, and an AND gate connected to the outputs of said first and second amplifiers, the output of said AND gate constituting said first bit signal.

References Cited (Backward Citations)

US3122729A Cited
US3581219A Cited
US3683284A Cited
US3599096A Cited
US3621387A Cited
US3617879A Cited
US3602826A Cited
US3633016A Cited
US3745548A Cited
US3787735A Cited
US3883801A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-01-25 1980-07-26 1981-01-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-01-25 1984-07-26 1985-01-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-01-25 1988-07-26 1989-01-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag