US4004158A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Keyed comparator
Assignee: RCA Corp
•
Filing: 1975-10-06
•
Granted: 1977-01-18
•
Expires: 1995-10-06
Abstract
Abstract In the "on" condition of the circuit, a current mirror supplies a bias current to a comparator, a voltage divider circuit supplies a reference voltage to one input terminal of the comparator, and the input voltage to be compared to the reference voltage is applied to the other input terminal of the comparator. In the "off" condition of the circuit, the current mirror, the comparator and the voltage divider circuit are all cut off to reduce to substantially zero the power consumption of the circuit. The comparator employs regenerative feedback to increase switching speed and gain and minimize the offset voltage. The bias current amplitude is automatically adjusted in response to reference voltage changes, thereby maintaining the bias current level at the value desired for a particular reference voltage.
Inventors
- 👤 David Keith Morgan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 22:59
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/3565; G; G04; G04G; G04G9/00; G04G9/0017
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
105 words
The combination of: a comparator comprising first and second conduction paths connected in parallel between first and second terminals, two control electrodes, one coupled to each path, for controlling the impedance of the respective conduction paths, means for applying a reference signal to one electrode, means for applying the signal to be compared with the reference signal to the other electrode, output means in at least one of the paths, and a current source connected between said first and second terminals; and means responsive to the amplitude of said reference signal for controlling the amount of current supplied by said current source to said comparator.
Claim 2
Dependent Claim
105 words
The combination of: a comparator comprising first and second conduction paths connected in parallel between first and second terminals, two control electrodes, one coupled to each path, for controlling the impedance of the respective conduction paths, means for applying a reference signal to one electrode, means for applying the signal to be compared with the reference signal to the other electrode, output means in at least one of the paths, and a current source connected between said first and second terminals; and means responsive to the amplitude of said reference signal for controlling the amount of current supplied by said current source to said comparator.
Claim 3
Dependent Claim
105 words
The combination of claim 1 further including a current mirror amplifier having an input current path, an output current path connected at one end to one end of said input current path at a common node, said current source comprising said output current path, said output current path supplying the current which flows through the first and second conduction paths of said comparator, and wherein said means responsive to the amplitude of said reference signal comprises means for controlling the conduction through the input current path of said current mirror amplifier to thereby control the current supplied by said output current path to said comparator.
Claim 4
Dependent Claim
141 words
The combination of claim 2 wherein said input current path comprises a first transistor having a conduction path, and a control electrode receptive of said reference signal for controlling the conduction through said path, said conduction path comprising said input current path of said current mirror amplifier; and a second transistor having a conduction path and a control electrode, said second transistor conduction path connected at one end to said current mirror amplifier common node, and at its other end to one end of said first transistor conduction path and said second transistor control electrode connected to said other end of said second transistor conduction path, whereby when said reference signal is changed, the current through said input current path of said current mirror amplifier changes and the current through said output current path of said current mirror amplifier changes proportionally.
Claim 5
Dependent Claim
87 words
The combination as set forth in claim 1 wherein said current source comprises, in combination: an input, output and common nodes; first, second and third MOS transistors each having a control electrode and a conduction path, said third transistor being of opposite polarity to said first and second transistors, the conduction paths of said transistors serially-connected between said common and said input nodes, said first and third transistors being diode connected, and said second transistor control electrode connected to said means for applying a reference signal; and
Claim 6
Dependent Claim
38 words
a fourth MOS transistor having a fourth control electrode and a fourth conduction path, said fourth conduction path connected between said common and said output nodes and said fourth control electrode connected to said first transistor control electrode.
Claim 7
Dependent Claim
38 words
a fourth MOS transistor having a fourth control electrode and a fourth conduction path, said fourth conduction path connected between said common and said output nodes and said fourth control electrode connected to said first transistor control electrode.
Claim 8
Dependent Claim
82 words
The combination as set forth in claim 1 wherein said first conduction path comprises a first control signal responsive variable impedance connected between said first terminal and a first reference node and first impedance means connected between said first reference node and said second terminal and said second conduction path comprises a second control signal responsive variable impedance connected between said first terminal and a second reference node and second impedance means connected between said second reference node and said second terminal.
Claim 9
Dependent Claim
59 words
The combination as set forth in claim 5 further including means responsive to a signal level at said first reference node for varying the impedance between said second reference node and said second terminal and means responsive to a signal level at said second reference node for varying the impedance between said first reference node and said second terminal.
References Cited (Backward Citations)
US3278761A
Cited
US3872323A
Cited
US3852679A
Cited
US3857047A
Cited
US3876955A
Cited
US3863080A
Cited
US3863169A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-01-18 | 1980-07-19 | 1981-01-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-01-18 | 1984-07-19 | 1985-01-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-01-18 | 1988-07-19 | 1989-01-18 | $7700.00 | Window Closed / Lapsed |