← Back to Patent Explorer
US4001731A Expired / Lapsed US ⏱️ 0.0 years remaining

Device for optionally realizing two mutually complementary functions

Assignee: US Philips Corp
•
Filing: 1975-10-02
•
Granted: 1977-01-04
•
Expires: 1995-10-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A switchable compression-expansion device, in which a first and a second impedance are included in the emitter circuits of two emitter followers. The impedances are also included in two isolated signal circuits which are coupled via a current mirror circuit. A selection means maintains one of the two emitter followers in the non-conducting state. The current which is produced in the associated impedance by the conducting emitter follower is coupled to the other impedance by the current mirror arrangement. In the other condition of the selection circuit the reverse occurs so that two complementary transfer functions are realized.

Inventors

  • 👤 Robert Nestor Joseph van Sluys

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 07:13
CPC Classifications
H; H03; H03G; H03G9/00; H03G9/02; H03G9/12; H03G9/18

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 101 words
A device for optionally realizing two mutually complementary transfer functions comprising a first and a second impedance, a first and a second emitter follower circuit means for optionally applying an input voltage applied to said emitter follower circuits across the first and the second impedances respectively, a selection means for optionally maintaining one of the two emitter follower circuits in the conducting state, the two impedances being included in two separate signal circuits, and a current mirror arrangement means for selectively coupling the current which is produced in the associated impedance by the conducting emitter follower circuit to the other impedance.
Claim 2
Independent Claim 101 words
A device for optionally realizing two mutually complementary transfer functions comprising a first and a second impedance, a first and a second emitter follower circuit means for optionally applying an input voltage applied to said emitter follower circuits across the first and the second impedances respectively, a selection means for optionally maintaining one of the two emitter follower circuits in the conducting state, the two impedances being included in two separate signal circuits, and a current mirror arrangement means for selectively coupling the current which is produced in the associated impedance by the conducting emitter follower circuit to the other impedance.
Claim 3
Dependent Claim 13 words
A dynamic noise reduction system comprising a device as claimed in claim 1.
Claim 4
Dependent Claim 213 words
A device as claimed in claim 1, wherein the current mirror arrangement comprises a first and a second transistor of mutually the same conductivity type having base-emitter junctions coupled in parallel, the first and the second emitter follower circuits respectively comprise a third and a fourth transistor of a conductivity type opposite to the conductivity type of the first and the second transistors, the collectors of said third and fourth transistors being coupled to bases of the first and the second transistors, the emitters of said third and fourth transistors being coupled to the collectors of the first and the second transistors respectively, the bases of said third and fourth transistors being coupled to a first and second input terminal respectively, the emitters of said third and fourth transistors being coupled to a first and a second output terminal respectively, the first impedance being included in the common circuit of the emitter of the third transistor and the collector of the first transistor, the second impedance being included in the common circuit of the emitter of the fourth transistor and the collector of the second transistor, and the selection means selectively connects the base of one of the third and the fourth transistors in a current-blocking sense to a point of constant potential.
Claim 5
Dependent Claim 58 words
A device as claimed in claim 3 further comprising a recording amplifier having an output coupled to the first input terminal, a playback amplifier having an input coupled to the first output terminal, a recording circuit having an input coupled to the second output terminal, and a playback circuit having an output coupled to the second input terminal.
Claim 6
Dependent Claim 179 words
A device as claimed in claim 1, wherein the current mirror arrangement comprises a fifth and a sixth transistor of mutually the same conductivity type having base-emitter junctions shunted by a first and a second semiconductor junction respectively, the first and second emitter follower circuits respectively comprising third and fourth transistors of a conductivity type opposite to the conductivity type of the fifth and the sixth transistors, the collectors of said third and fourth transistor being coupled to the bases of the fifth and the sixth transistor respectively, the emitters of said third and fourth transistors being coupled to a first and a second output terminal respectively, the first impedance being included in the common circuit of the emitter of third transistor and the collector of the sixth transistor and the second impedance being included in the common circuit of the emitter of fourth transistor and the collector of the fifth transistor, and the selection means selectively connects the base of one of the third and the fourth transistor in a reverse sense to a point of constant potential.
Claim 7
Dependent Claim 58 words
A device as claimed in claim 5, further comprising a recording amplifier having an output coupled to the first input terminal, a playback amplifier having an input coupled to the first output terminal, a recording circuit having an input coupled to the second output terminal, and a playback circuit having an output coupled to the second input terminal.

References Cited (Backward Citations)

US3932768A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-01-04 1980-07-05 1981-01-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-01-04 1984-07-05 1985-01-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-01-04 1988-07-05 1989-01-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag