← Back to Patent Explorer
US3996567A Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus for indicating abnormal program execution in a process controlling computer operating in real time on different priority levels

Assignee: Telefonaktiebolaget LM Ericsson AB
•
Filing: 1975-04-16
•
Granted: 1976-12-07
•
Expires: 1995-04-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Apparatus for indicating an abnormal program execution by a process controlling computer in, for example, a telecommunication system wherein the different programs, each consisting of one or more program sectors, are called for and executed within certain so-called priority levels. Each priority level includes a counter for supervising the execution of the programs on the level. This counter is stepped, for example, in its forward direction by a clock for measuring the time during which the computer works on the associated priority level and if a certain time limit is exceeded, a warning signal is obtained. For supervising the work of a certain program sector a second counter is arranged which is stepped in either direction by means of the clock and if a certain time limit is exceeded an alarm signal is obtained. The warning and alarm signals are delivered to the central processing unit of the computer via a control register for initiating an instruction program corresponding to the alarm or warning signal, respectively.

Inventors

  • 👤 Oleg Avsan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 23:43
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/0703; G06F11/0751; G06F11/0754; G06F11/0757; H; H04; H04Q; H04Q3/00; H04Q3/42; H04Q3/54; H04Q3/545; H04Q3/54575; H04Q3/54591

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 288 words
Apparatus for use with a process controlling computer having a central processing unit and operating in real time on different priority levels which consist of a number of program sectors to indicate to such computer that it is spending greater than a predetermined time at least on one of the priority levels, said apparatus comprising: a first multiposition register means wherein each position is assigned to a different one of the priority levels, said register means being adapted to receive signals from the central processing unit for establishing predetermined states in the positions to indicate which priority level is operative in the central processing unit, a clock pulse means for generating clock pulses, a plurality of first pulse counters, each of said first pulse counters being associated with a different one of the priority levels and having at least one output for emitting a signal when the accumulated pulse count reaches a predetermined value, logic means for connecting said clock pulse means and said first multiposition register means to said plurality of first pulse counters so that each of said first pulse counters counts clock pulses during its associated priority level, a multiposition control register means wherein each position is associated with a different priority level, said multiposition control register means being adapted to emit indicator signals to the central processing unit in accordance with which ones of its positions are in a particular state, each of said positions having an input for receiving a signal and in response thereto assuming said particular state, and connecting means for connecting the outputs of each of said first pulse counters associated with the different priority levels to the positions of said control register means associated with the corresponding priority levels.
Claim 2
Dependent Claim 288 words
Apparatus for use with a process controlling computer having a central processing unit and operating in real time on different priority levels which consist of a number of program sectors to indicate to such computer that it is spending greater than a predetermined time at least on one of the priority levels, said apparatus comprising: a first multiposition register means wherein each position is assigned to a different one of the priority levels, said register means being adapted to receive signals from the central processing unit for establishing predetermined states in the positions to indicate which priority level is operative in the central processing unit, a clock pulse means for generating clock pulses, a plurality of first pulse counters, each of said first pulse counters being associated with a different one of the priority levels and having at least one output for emitting a signal when the accumulated pulse count reaches a predetermined value, logic means for connecting said clock pulse means and said first multiposition register means to said plurality of first pulse counters so that each of said first pulse counters counts clock pulses during its associated priority level, a multiposition control register means wherein each position is associated with a different priority level, said multiposition control register means being adapted to emit indicator signals to the central processing unit in accordance with which ones of its positions are in a particular state, each of said positions having an input for receiving a signal and in response thereto assuming said particular state, and connecting means for connecting the outputs of each of said first pulse counters associated with the different priority levels to the positions of said control register means associated with the corresponding priority levels.
Claim 3
Dependent Claim 194 words
The apparatus of claim 1 further comprising a second multiposition register means wherein each position is assigned to a different one of the program sectors of the priority levels, said second register means being adapted to receive signals from the central processing unit for establishing predetermined states in the positions thereof to indicate which program sector of which priority level is operative in the central processing unit, a plurality of second pulse counters, each of said second pulse counters being associated with a different one of the program sectors and having at least one output for emitting a signal when the accumulated pulse count reaches a predetermined value, said logic means including means for connecting said clock pulse means and said first and second multiposition registers to said plurality of second pulse counters so that each of said second pulse counters counts clock pulses during its associated program sector, said multiposition control register means including positions associated with the different program sectors, and said connecting means includes means for connecting the outputs of each of said second pulse counters to the position of said multiposition control register means associated with the same program sectors.
Claim 4
Dependent Claim 29 words
The apparatus of claim 1 further comprising means responsive to a signal from the central processing unit to inhibit the transfer of clock pulses to all of said counters.

References Cited (Backward Citations)

US3723975A Cited
US3828321A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-12-07 1980-06-07 1980-12-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-12-07 1984-06-07 1984-12-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-12-07 1988-06-07 1988-12-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag