US3992702A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Code conversion arrangements for addresses to faulty memory locations
Assignee: Fujitsu Services Ltd
•
Filing: 1975-04-16
•
Granted: 1976-11-16
•
Expires: 1995-04-16
Abstract
Abstract A code converter comprising a pair of memories which are addressed by respective halves of the input code. The outputs of the memories are concatenated to provide an address for a third memory. The output of the third memory provides the output code. The converter is initially set by applying the desired input codes in sequence, and writing the contents of a counter into the addressed locations of the three memories, the counter being incremented for each new input code. A particular example of the use of such a converter is for assigning replacement addresses in an auxiliary memory for faulty locations in a main memory.
Inventors
- 👤 Nigel Ronald Hassall Bailey
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 08:48
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/76
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
144 words
A digital code conversion arrangement including a plurality of first memories, each said first memory having a plurality of first storage locations; addressing means operative in response to an input code having a plurality of portions to address each of the first memories with a different portion respectively of the input code and thereby select one of the first storage locations in each of the first memories; a data source; input means operative in an initialising mode to enter data from the data source into the selected first storage location of each of said first memories; first reading means operative in an operating mode to read out the data from the selected first storage location of each first memory; and output means operative to derive an output code from the data read out by said first reading means from the selected first storage locations.
Claim 2
Dependent Claim
144 words
A digital code conversion arrangement including a plurality of first memories, each said first memory having a plurality of first storage locations; addressing means operative in response to an input code having a plurality of portions to address each of the first memories with a different portion respectively of the input code and thereby select one of the first storage locations in each of the first memories; a data source; input means operative in an initialising mode to enter data from the data source into the selected first storage location of each of said first memories; first reading means operative in an operating mode to read out the data from the selected first storage location of each first memory; and output means operative to derive an output code from the data read out by said first reading means from the selected first storage locations.
Claim 3
Dependent Claim
96 words
A code conversion arrangement according to claim 1 wherein the output means includes a second memory having a plurality of second storage locations; selection means operative in response to a combination of the data read out from the selected first storage locations of the first memories to select one of said second storage locations; means operative in the initialising mode to enter the data from the data source into the selected second storage location and operative in the operating mode to read out the data from the selected second storage location to provide the output code.
Claim 4
Dependent Claim
34 words
A code conversion arrangement according to claim 2 wherein the data source comprises a counter and means operative to increment the counter each time the data is entered into the first and second memories.
Claim 5
Dependent Claim
243 words
A memory system comprising: a main memory having a plurality of addressable storage locations, some of which locations may be faulty; an address register for addressing the main memory; an auxiliary memory having a plurality of addressable storage locations smaller in number than the storage locations in the main memory; at least two further memories each having a plurality of further storage locations; addressing means operative to address each of the further memories with a different portion respectively of the contents of the address register to select one of the further storage locations in each of the further memories; a data source; an information checking device operative to check information read out from the storage locations of the main memory; means operable to enter data from the data source into the selected further storage locations of each of the further memories and to read out the data from the selected further storage locations of the further memories to produce an address which is applied to the auxiliary memory in response to the information checking device indicating that an addressed location in the main memory is faulty; and gating means operative to select information read out from the auxiliary store when the information checking device indicates that an addressed location in the main memory is faulty and operative to select information read out from the main memory when the information checking device indicates that the addressed location in the main memory is functioning correctly.
Claim 6
Dependent Claim
243 words
A memory system comprising: a main memory having a plurality of addressable storage locations, some of which locations may be faulty; an address register for addressing the main memory; an auxiliary memory having a plurality of addressable storage locations smaller in number than the storage locations in the main memory; at least two further memories each having a plurality of further storage locations; addressing means operative to address each of the further memories with a different portion respectively of the contents of the address register to select one of the further storage locations in each of the further memories; a data source; an information checking device operative to check information read out from the storage locations of the main memory; means operable to enter data from the data source into the selected further storage locations of each of the further memories and to read out the data from the selected further storage locations of the further memories to produce an address which is applied to the auxiliary memory in response to the information checking device indicating that an addressed location in the main memory is faulty; and gating means operative to select information read out from the auxiliary store when the information checking device indicates that an addressed location in the main memory is faulty and operative to select information read out from the main memory when the information checking device indicates that the addressed location in the main memory is functioning correctly.
Claim 7
Dependent Claim
40 words
A memory system as claimed in claim 4 in which the data source comprises a counter and the data checking device is operative to increment the counter each time data is entered into the further memories from the data source.
References Cited (Backward Citations)
US3573751A
Cited
US3659275A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-11-16 | 1980-05-17 | 1980-11-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-11-16 | 1984-05-17 | 1984-11-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-11-16 | 1988-05-17 | 1988-11-16 | $7700.00 | Window Closed / Lapsed |