US3988696A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Phase lock detector for digital frequency synthesizer
Assignee: Bendix Corp
•
Filing: 1975-11-28
•
Granted: 1976-10-26
•
Expires: 1995-11-28
Abstract
Abstract A phase lock detector for a digital frequency synthesizer. The frequency synthesizer includes a programmable digital frequency divider for the output signal, a reference frequency Fr oscillator and a phase lock loop which controls the frequency of the synthesizer output by comparing the phase of the frequency divider signal with the phase of the reference signal. The frequency Fr of the synthesizer is determined by programming N in the relationship ##EQU1## The phase lock detector includes logic means providing a "window" which is "open" for a count which is symmetrically less than and more than the factor M. The detector does not signal "out-of-lock" condition as long as output from the programmable divider occurs during the time the detector window is open.
Inventors
- 👤 Claude A. Sharpe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 16:28
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/18; H03L7/183; H03L7/191; H03L7/08; H03L7/085; H03L7/095; Y; Y10; Y10S; Y10S331/00; Y10S331/02
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
196 words
In a digital frequency synthesizer including a voltage controlled oscillator, first frequency dividing means for dividing the frequency of signal from said voltage controlled oscillator by a factor N; a reference oscillator, second frequency dividing means for dividing the frequency of signal from said reference oscillator by a factor M; and means for comparing the phase of outputs from said first and second frequency dividing means and providing control voltage for said voltage cpntrolled oscillator related to the phase difference between said dividing means outputs, a phase lock detector, comprising: first logic means providing an output which changes state periodically for an interval which begins after the appearance of M-K cycles of signal from said reference oscillator, K being a predetermined integer, and continues at least until the appearance of M cycles of signal from said reference oscillator; second logic means for determining the time coincidence of signal from said first frequency dividing means with said change of state interval of said first logic means; and means controlled by second logic means for producing an out-of-lock signal whenever signal from said first frequency dividing means fails to appear during said interval of said first logic means.
Claim 2
Dependent Claim
196 words
In a digital frequency synthesizer including a voltage controlled oscillator, first frequency dividing means for dividing the frequency of signal from said voltage controlled oscillator by a factor N; a reference oscillator, second frequency dividing means for dividing the frequency of signal from said reference oscillator by a factor M; and means for comparing the phase of outputs from said first and second frequency dividing means and providing control voltage for said voltage cpntrolled oscillator related to the phase difference between said dividing means outputs, a phase lock detector, comprising: first logic means providing an output which changes state periodically for an interval which begins after the appearance of M-K cycles of signal from said reference oscillator, K being a predetermined integer, and continues at least until the appearance of M cycles of signal from said reference oscillator; second logic means for determining the time coincidence of signal from said first frequency dividing means with said change of state interval of said first logic means; and means controlled by second logic means for producing an out-of-lock signal whenever signal from said first frequency dividing means fails to appear during said interval of said first logic means.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-10-26 | 1980-04-26 | 1980-10-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-10-26 | 1984-04-26 | 1984-10-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-10-26 | 1988-04-26 | 1988-10-26 | $7700.00 | Window Closed / Lapsed |