← Back to Patent Explorer
US3984638A Expired / Lapsed US ⏱️ 0.0 years remaining

Processor for use between keyboard telephone set and television set

Assignee: Individual
•
Filing: 1975-01-21
•
Granted: 1976-10-05
•
Expires: 1995-01-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Processor for use between an earpiece of a keyboard telephone set serving to interrogate a computer by means of multi-frequency code interrogation signals and to receive from said computer digital serial answer words beginning with a start signal and frequency modulating an answer carrier, and a television set for displaying alpha-numeric characters corresponding to these digital answer words. The conventional telephone sets include means for inhibiting the answer signals from being applied to the earpiece when a key of the keyboard is depressed. Also when a key of the telephone set is depressed on overvoltage is produced across the earpiece terminals which would give rise to false start signals if no precaution was taken. Accordingly, the processor comprises a frequency demodulator for receiving the frequency modulated signals corresponding to values zero and one of the bits of the answer words, a receive register controlled by the start signals and means for allowing the frequency demodulator to generate a zero output signal when the frequency of the frequency modulated carrier has the value corresponding to a selected binary value, one or zero, of the bits of the answer words so that, when a key of the keyboard of the telephone set is depressed and the answer frequency modulated carrier is then inhibited, the output signal from the demodulator is the same as when a modulation frequency corresponding to said selected value is received.

Inventors

  • 👤 Christian P. Carrouge

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 17:55
CPC Classifications
H; H04; H04M; H04M11/00; H04M11/08; H04M11/085

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 338 words
In a processor for use between an earpiece of a keyboard telephone set serving to interrogate a computer by means of multifrequency code interrogation signals and to receive from said computer digital serial answer words beginning with a start signal and frequency modulating an answer word carrier, and a television set for displaying alpha-numeric characters corresponding to the digital answer words, said telephone set including means for inhibiting the answer frequency modulated carrier from being applied to said earpiece when a key of said keyboard is depressed for multifrequency code interrogation signal transmission, the improvement consisting of: a frequency demodulator for receiving the frequency modulated signals corresponding to values zero and one of the bits of the answer words; a receive register controlled by said start signals for storing the digital answer words; a read only memory of alpha-numeric characters addressed by said digital words; a spatial addressing device addressing by lines and columns the alpha-numeric characters on the screen of the television set; and adjustment means controlled by said frequency demodulator to generate a zero output signal when the input frequency of the frequency modulated carrier has a value corresponding to one of the binary values of the bits of the answer words, so that, when a key of the keyboard of the telephone set is depressed and the answer frequency modulated carrier is then inhibited, the output signal from the demodulator is the same as when a modulation frequency corresponding to said one of the binary values is received; said adjustment means including frequency control means to limit the frequencies of the multi-frequency code range between approximately 697 and 1477Hz and the carriers corresponding to the values 0 and 1 of the bits of the answer words ranging approximately between 1650 and 1850 Hz, said frequency modulator being thereby adjusted at 1650 Hz by said adjustment means, so that, when the demodulator receives a signal at 1650 Hz and when it does not receive any such signal, it produces in both cases a zero output signal.
Claim 2
Dependent Claim 338 words
In a processor for use between an earpiece of a keyboard telephone set serving to interrogate a computer by means of multifrequency code interrogation signals and to receive from said computer digital serial answer words beginning with a start signal and frequency modulating an answer word carrier, and a television set for displaying alpha-numeric characters corresponding to the digital answer words, said telephone set including means for inhibiting the answer frequency modulated carrier from being applied to said earpiece when a key of said keyboard is depressed for multifrequency code interrogation signal transmission, the improvement consisting of: a frequency demodulator for receiving the frequency modulated signals corresponding to values zero and one of the bits of the answer words; a receive register controlled by said start signals for storing the digital answer words; a read only memory of alpha-numeric characters addressed by said digital words; a spatial addressing device addressing by lines and columns the alpha-numeric characters on the screen of the television set; and adjustment means controlled by said frequency demodulator to generate a zero output signal when the input frequency of the frequency modulated carrier has a value corresponding to one of the binary values of the bits of the answer words, so that, when a key of the keyboard of the telephone set is depressed and the answer frequency modulated carrier is then inhibited, the output signal from the demodulator is the same as when a modulation frequency corresponding to said one of the binary values is received; said adjustment means including frequency control means to limit the frequencies of the multi-frequency code range between approximately 697 and 1477Hz and the carriers corresponding to the values 0 and 1 of the bits of the answer words ranging approximately between 1650 and 1850 Hz, said frequency modulator being thereby adjusted at 1650 Hz by said adjustment means, so that, when the demodulator receives a signal at 1650 Hz and when it does not receive any such signal, it produces in both cases a zero output signal.
Claim 3
Dependent Claim 92 words
A processor as claimed in claim 1, in which, in order to take into account false starts due to the overvoltage across the terminals of the earpiece of the telephone set when a key of the keyboard is depressed, the receive register which stores the digital answer words controlled by the start signals comprises gating means for inhibiting the received words formed by bits which all have the binary value corresponding to the frequency of the frequency modulated carrier at which the frequency demodulator is allowed to generate a zero output signal.
Claim 4
Dependent Claim 33 words
A processor as claimed in claim 1, in which the alpha-numeric characters in the read only memory are characters in the form of matrices of points arranged in 7 lines and 5 columns.

References Cited (Backward Citations)

US3345458A Cited
US3647973A Cited
US3641555A Cited
US3685039A Cited
US3675513A Cited
US3746793A Cited
US3822363A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-10-05 1980-04-05 1980-10-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-10-05 1984-04-05 1984-10-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-10-05 1988-04-05 1988-10-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag