← Back to Patent Explorer
US3978856A Expired / Lapsed US ⏱️ 0.0 years remaining

Heart beat waveform monitoring apparatus

Assignee: Individual
•
Filing: 1975-03-20
•
Granted: 1976-09-07
•
Expires: 1995-03-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Disclosed is a heart beat waveform monitoring apparatus for electronically analyzing the heart beat of an individual to recognize the unique characteristics of pre-ventricular contractions and other abnormalities of the heart beat rhythm, The device can detect and warn of the presence of tachycardia as well as prevent false indications of a "heart attack" due to noise. Logic circuits are provided to detect the characteristics of the abnormalities and to actuate an indicator.

Inventors

  • 👤 Walter A. Michel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 15:16
CPC Classifications
A; A61; A61B; A61B5/00; A61B5/24; A61B5/316; A61B5/318; A61B5/346; A61B5/349; A61B5/364; Y; Y10; Y10S; Y10S128/00; Y10S128/901

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 160 words
Heart beat waveform monitoring apparatus for detecting heart beat waveforms by transducers secured to a patient and for analyzing the waveforms for abnormalities, the apparatus comprising: first logic means for sensing presence of a QR rise in as heart beat waveform and producing a pulse responsive thereto; second logic means for sensing presnce of an unusually wide QRS heart beat waveform and producing a pulse responsive thereto; first AND gate means for receiving pulse signals from said first and said second logic means and passing an output pulse upon coincidence of said signals; other logic means for detecting absence of a heart beat waveform following a first heart beat waveform and producing an output pulse responsive thereto; second AND gate means for receiving output pulse signals from said first AND gate means and said other logic means; and indicator means connected to said second AND gate means to be activated upon receiving a signal from said second AND gate means.
Claim 2
Dependent Claim 160 words
Heart beat waveform monitoring apparatus for detecting heart beat waveforms by transducers secured to a patient and for analyzing the waveforms for abnormalities, the apparatus comprising: first logic means for sensing presence of a QR rise in as heart beat waveform and producing a pulse responsive thereto; second logic means for sensing presnce of an unusually wide QRS heart beat waveform and producing a pulse responsive thereto; first AND gate means for receiving pulse signals from said first and said second logic means and passing an output pulse upon coincidence of said signals; other logic means for detecting absence of a heart beat waveform following a first heart beat waveform and producing an output pulse responsive thereto; second AND gate means for receiving output pulse signals from said first AND gate means and said other logic means; and indicator means connected to said second AND gate means to be activated upon receiving a signal from said second AND gate means.
Claim 3
Dependent Claim 42 words
Heart beat waveform monitoring apparatus as in claim 1 wherein said first logic means is a rate logic circuit for receiving and analyzing a heart beat waveform and passing an output signal when a predetermined level of the QR rise is exceeded.
Claim 4
Dependent Claim 49 words
Apparatus as in claim 1 wherein output signals of said first logic means and said second logic means are stretched for possible coincidence at said first AND gate with a later output signal from said other logic means for causing passing of an output signal from said AND gate.
Claim 5
Dependent Claim 116 words
Heart beat waveform monitoring apparatus for detecting heart beat waveforms by transducers secured to a patient and for analyzing the waveforms for abnormalities, the apparatus comprising: first logic means for sensing the presence of a QR rise in a heart beat waveform and producing a signal responsive thereto; second logic means for sensing the presence of an unusually wide QRS heart beat waveform and producing a signal responsive thereto; third logic means for sensing the absence of a pulse within a predetermined time following said signal generated by said first logic means, and passing a signal; and And gate means for receiving said signals and passing an output signal when said signals are received in coincidence.
Claim 6
Dependent Claim 116 words
Heart beat waveform monitoring apparatus for detecting heart beat waveforms by transducers secured to a patient and for analyzing the waveforms for abnormalities, the apparatus comprising: first logic means for sensing the presence of a QR rise in a heart beat waveform and producing a signal responsive thereto; second logic means for sensing the presence of an unusually wide QRS heart beat waveform and producing a signal responsive thereto; third logic means for sensing the absence of a pulse within a predetermined time following said signal generated by said first logic means, and passing a signal; and And gate means for receiving said signals and passing an output signal when said signals are received in coincidence.
Claim 7
Dependent Claim 78 words
Apparatus as in claim 4 wherein said output signal of said first logic means is generated when a predetermined input signal strength is exceeded, and said output signal of said second logic means is generated when a wider than usual signal is received; and including means stretching said output signals for possible coincidence at said AND gate with a later output signal from said third logic means for causing passing of an output signal from said AND gate.
Claim 8
Dependent Claim 34 words
Apparatus as in claim 4 including a fourth logic means for sensing a negative component in a heart beat waveform and passing an output signal to said AND gate when such component is detected.
Claim 9
Dependent Claim 37 words
Apparatus as in claim 4 including a second AND gate means for receiving said signals from said first logic means and said second logic means and passing an output signal when said signals are received in coincidence.

References Cited (Backward Citations)

US3463143A Cited
US3658055A Cited
US3618593A Cited
US3654916A Cited
US3598110A Cited
US3699946A Cited
US3824990A Cited
US3731672A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-09-07 1980-03-08 1980-09-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-09-07 1984-03-08 1984-09-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-09-07 1988-03-08 1988-09-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag