Attenuator network for musical instrument keying system

Claim 2

A tone-shaping attenuator network for use with an electronic musical instrument including in combination: a signal input terminal adapted to receive tone input signals; a signal output terminal from which output tone signals are obtained; a voltage divider network including a plurality of resistors connected in series between said signal input terminal and said signal output terminal and further including a corresponding plurality of short-circuiting switches, each coupled in parallel with a different one of said plurality of resistors, each switch having a control electrode and rendered conductive and nonconductive in accordance with control voltages applied to such control electrode; circuit means, the operative state of which changes in response to close pulses applied thereto, having a plurality of outputs connected to the respective control electrodes of different ones of said switch elements for controlling the conductivity of said switch elements in accordance with the operative state of said circuit means; a key-operated control switch; at least one clock pulse generating means for producing clock pulses; first coincidence gate means having an output coupled to said circuit means for supplying clock pulses thereto and having at least first and second inputs coupled to said clock pulse generator and said key-operated switch means, respectively, for controlling the application of clock pulses to said circuit means in response to operation of said key-operated control switch; means coupled with said circuit means and responsive to the outputs thereof for terminating changes in the operative state of said circuit means in response to a predetermined state of such outputs.

Claim 3

The combination according to claim 1 wherein said resistors cause the attenuation between said signal input terminal and said signal output terminal to vary in accordance with a predetermined pattern established by the relative conductive and nonconductive states of said short-circuiting switches.

Claim 4

The combination according to claim 1 wherein said circuit means comprises a reversible binary counter with a first clock input for operating the counter in one direction and a second clock input for operating the counter in the opposite direction; and said first gate means comprises first and second gates each having a first input coupled with said clock pulse generating means and a second input coupled with said key operated control switch, said first gate rendered operative to pass clock pulses to the first clock input of said counter upon closure of said key operated control switch means with said second gate being rendered inoperative by said closure, and said second gate rendered operative to pass clock pulses to the second clock input of said counter upon release of said key operated control switch, said first gate being rendered inoperative to pass clock pulses upon such release of said control switch.

Claim 5

The combination according to claim 3 wherein said first and second gates each have a third input, and further including third and fourth coincidence gates, with the third input of said first gate coupled with output of said third coincidence gate and with the third input of said second gate coupled with the output of said fourth coincidence gate, said first and second gates being disabled to prevent the passage of clock pulses therethrough whenever an output is obtained from the respective third and fourth coincidence gates coupled therewith.

Claim 6

The combination according to claim 4 wherein the output of said first gate is connected to drive the counter in its up count direction and the output of said second coincidence gate is connected to the counter to drive it in its down count direction, the counter outputs connected with said short-circuiting switches operating to cause said attenuation between said input terminal and said output terminal to vary from a maximum amount to a minimum amount when said counter is operated in its up count direction and to vary from a minimum amount to a maximum amount when said counter is being operated in its down count direction, and said third coincidence gate is responsive to a predetermined maximum count in said counter for producing an output signal applied to disable said first gate, and further including switch means connected to said fourth coincidence gate for shunting the output end of said voltage divider to ground and for open circuiting the connection between said voltage divider and said output terminal in response to an output signal from said fourth coincidence gate.

Claim 7

The combination according to claim 3 wherein the values of resistance of said resistors are related according to binary number progression to produce varying attenuation between said input terminal and said output terminal in predetermined steps in accordance with the count represented on the outputs of said reversible counter.

Claim 8

The combination according to claim 3 further including an attack memory circuit means having predetermined outputs coupled with predetermined stages of said reversible binary counter, said attack memory circuit means having an input coupled with said key operated control switch and responsive to closure of said key operated control switch for setting a predetermined initial count into said reversible counter in response to such closure.

Claim 9

The combination according to claim 7 further including means connecting selected ones of the outputs of said binary counter with said memory circuit for causing said memory circuit to apply output signals to selected stages of said counter to modify the count in said counter in accordance with a preselected pattern determined by the states of the output of said counter, said memory circuit means being disabled when said key operated control switch is released to prevent such modification of the count in said counter when it is operated in the down count direction.

Claim 10

The combination according to claim 3 wherein said clock pulse generating means includes a first clock pulse generator supplying clock pulses at a first frequency coupled with said first gate to determine the frequency of operation of said reversible counter when said key operated control switch is closed to shape an attack envelope of the output tone signal and further including a second clock pulse generator producing clock pulses at a second predetermined frequency coupled to said second gate to shape a decay envelope of the output tone signal when said reversible counter is operated in its down mode of operation.

Claim 11

An attenuator network for use with an electronic musical instrument including in combination: a signal input terminal adapted to receive input signals; a signal output terminal coupled with said signal input terminal; a variable attenuator network including a plurality of interconnected resistor means coupled with the output terminal and having predetermined values of resistance corresponding to different increments of attenuation, and also including a plurality of voltage-controlled switch means each connected respectively in series with a different one of said resistor means between said output terminal and a point of reference potential; a reversible counter circuit means operated to count in one direction in response to clock pulses applied to a first input and to count in the opposite direction in response to clock pulses applied to a second input, said counter circuit means having a predetermined number of stages, each having an output coupled with a different one of said voltage controlled switch means for rendering said voltage controlled switch means conductive and nonconductive in accordance with the count in said counter circuit means; a key operated control switch; clock pulse generator means for producing clock pulses; first gate means having an output coupled with the first input of said reversible counter circuit means for supplying clock pulses thereto and having at least first and second inputs, with the first input coupled with the output of said clock pulse generating means and the second input coupled with said key operated control switch and responsive to operation thereof for controlling the application of clock pulses through said first gate means to the first input of said counter; second gate means having an output coupled with the second input of said reversible counter circuit means for supplying clock pulses thereto and having at least first and second inputs, with the first input coupled with the output of said clock pulse generating means and the second input coupled with said key operated control switch and responsive to release of said control switch for controlling the application of clock pulses through said second gate means to the second input of said reversible counter from said clock pulse generator means.

Claim 12

An attenuator network for use with an electronic musical instrument including in combination: a signal input terminal adapted to receive input signals; a signal output terminal coupled with said signal input terminal; a variable attenuator network including a plurality of interconnected resistor means coupled with the output terminal and having predetermined values of resistance corresponding to different increments of attenuation, and also including a plurality of voltage-controlled switch means each connected respectively in series with a different one of said resistor means between said output terminal and a point of reference potential; a reversible counter circuit means operated to count in one direction in response to clock pulses applied to a first input and to count in the opposite direction in response to clock pulses applied to a second input, said counter circuit means having a predetermined number of stages, each having an output coupled with a different one of said voltage controlled switch means for rendering said voltage controlled switch means conductive and nonconductive in accordance with the count in said counter circuit means; a key operated control switch; clock pulse generator means for producing clock pulses; first gate means having an output coupled with the first input of said reversible counter circuit means for supplying clock pulses thereto and having at least first and second inputs, with the first input coupled with the output of said clock pulse generating means and the second input coupled with said key operated control switch and responsive to operation thereof for controlling the application of clock pulses through said first gate means to the first input of said counter; second gate means having an output coupled with the second input of said reversible counter circuit means for supplying clock pulses thereto and having at least first and second inputs, with the first input coupled with the output of said clock pulse generating means and the second input coupled with said key operated control switch and responsive to release of said control switch for controlling the application of clock pulses through said second gate means to the second input of said reversible counter from said clock pulse generator means.

Claim 13

The combination according to claim 10 further including means coupled with the outputs of said reversible counter and responsive to predetermined counts represented on said outputs for disabling said first gate in response to a first predetermined count and for disabling said second gate in response to a second predetermined count.

Claim 14

The combination according to claim 10 wherein said point of reference potential is ground potential and said switch means are transistors, the collector-emitter path of each of which is connected in series with a different one of said resistor means between said signal output terminal and said point of reference potential, and the bases of which are connected respectively with different outputs of said reversible counter circuit means.

Claim 15

A tone-shaping attenuator network for use with an electronic musical instrument for varying the attenuation of tone signals according to a predetermined pattern, including in combination: a signal input terminal adapted to receive input signals; a signal output terminal coupled with said signal input terminal; a voltage divider network coupled with said signal output terminal and having a plurality of interconnected resistor elements and a like plurality of switch elements, each switch element connected with a different one of said resistor elements for effectively causing said voltage divider network to vary the signal attenuation between said signal input terminal and said signal output terminal in accordance with the state of operation of said switch elements; a reversible binary counter having first and second input terminals and operated in response to clock pulses applied to said input terminals to count in one direction in response to clock pulses on said first input terminal and to count in the opposite direction in response to clock pulses applied to the second input terminal, said counter having outputs coupled with said switch elements for controlling the state of operation thereof according to the count in said counter; a control switch; clock pulse generating means for producing clock pulses; first and second gate means, each having an output, with the output of said first gate means coupled with said first input of said counter and the output of said second gate means coupled with the second input of said counter, for supplying clock pulses to the first and second inputs, respectively, of said counter, each of said gate means having at least first and second inputs with said clock pulse generating means coupled with the first input of each of said gate means and with said control switch coupled with the second input of each of said gate means, said first gate means being responsive to operation of said control switch for passing clock pulses therethrough to its output, and said second gate means being responsive to release of said control switch for passing clock pulses therethrough to its output.

Claim 16

A tone-shaping attenuator network for use with an electronic musical instrument for varying the attenuation of tone signals according to a predetermined pattern, including in combination: a signal input terminal adapted to receive input signals; a signal output terminal coupled with said signal input terminal; a voltage divider network coupled with said signal output terminal and having a plurality of interconnected resistor elements and a like plurality of switch elements, each switch element connected with a different one of said resistor elements for effectively causing said voltage divider network to vary the signal attenuation between said signal input terminal and said signal output terminal in accordance with the state of operation of said switch elements; a reversible binary counter having first and second input terminals and operated in response to clock pulses applied to said input terminals to count in one direction in response to clock pulses on said first input terminal and to count in the opposite direction in response to clock pulses applied to the second input terminal, said counter having outputs coupled with said switch elements for controlling the state of operation thereof according to the count in said counter; a control switch; clock pulse generating means for producing clock pulses; first and second gate means, each having an output, with the output of said first gate means coupled with said first input of said counter and the output of said second gate means coupled with the second input of said counter, for supplying clock pulses to the first and second inputs, respectively, of said counter, each of said gate means having at least first and second inputs with said clock pulse generating means coupled with the first input of each of said gate means and with said control switch coupled with the second input of each of said gate means, said first gate means being responsive to operation of said control switch for passing clock pulses therethrough to its output, and said second gate means being responsive to release of said control switch for passing clock pulses therethrough to its output.

Claim 17

The combination according to claim 13 wherein each of said resistor elements of said voltage divider network is connected in series with a corresponding one of said plurality of switch elements between said signal output terminal and a point of reference potential.

Claim 18

The combination according to claim 14 wherein said switch elements comprise semiconductor switch elements, each having a control electrode and rendered conductive and nonconductive is accordance with a potential applied to said control electrode, and said reversible binary counter has a plurality of outputs each coupled with the control electrode of a different one of said semiconductor switch means.

Claim 19

The combination according to claim 13 wherein said plurality of resistor elements are connected in series circuit between said input terminal and said output terminal, and said switch elements comprise short circuiting switch elements each connected in parallel with a different one of said resistor elements.

Claim 20

The combination according to claim 16 wherein said switch elements each comprise a semiconductor switch element having a control electrode and rendered conductive and nonconductive in accordance with a potential applied to the control electrode thereof.

Claim 21

The combination according to claim 17 wherein said binary counter has a plurality of outputs each coupled with the control electrode of a different semi-conductor switch element for selectively applying control potentials to the control electrodes of said switch elements for short-circuiting selected ones of said resistor elements in accordance with said binary counter outputs.