US3976865A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Error detector for an associative directory or translator
Assignee: International Business Machines Corp
•
Filing: 1975-08-15
•
Granted: 1976-08-24
•
Expires: 1995-08-15
Abstract
Abstract Error detection for an associative directory or translator, composed of registers, comparators, and encoder which provides a binary code representation of the location of the register at which a compare occurred, includes a random access register array which responds to the coded location information to read out binary data to be compared with the binary data utilized in the associative compare of the directory or translator.
Inventors
- 👤 Thomas Arthur Enger
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 13:30
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/1666; G06F11/167; G06F12/00; G06F12/02; G06F12/08; G06F12/10; G06F12/1027
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
129 words
Error detection apparatus comprising: a binary word source; translator means, including input means connected to said binary coded word source for receiving a first plural-bit binary word, a plurality of registers for storing a corresponding plurality of said first words, and output means, including identifying means connected and responsive to said input means and said register means for producing a second plural-bit binary word which is related to said first work by identifying one of said plurality of register means storing one of said first words equal to a said first word received from said binary word source; and check means, connected to said binary word source and the output of said translator, including check signalling means for indicating the proper identification of one of said plurality of registers.
Claim 2
Dependent Claim
129 words
Error detection apparatus comprising: a binary word source; translator means, including input means connected to said binary coded word source for receiving a first plural-bit binary word, a plurality of registers for storing a corresponding plurality of said first words, and output means, including identifying means connected and responsive to said input means and said register means for producing a second plural-bit binary word which is related to said first work by identifying one of said plurality of register means storing one of said first words equal to a said first word received from said binary word source; and check means, connected to said binary word source and the output of said translator, including check signalling means for indicating the proper identification of one of said plurality of registers.
Claim 3
Dependent Claim
87 words
Error detection apparatus in accordance with claim 1 wherein said identifying means includes: a plurality of comparators, each connected to and associated with, a corresponding one of said register means, and all connected and responsive to said input means, each said comparator providing an equality signal when said first word received from said binary word source equals the binary word in said associated register; and encoder means, connected to said comparators, for providing said second binary word identifying the one of said comparators providing said equality signal.
Claim 4
Dependent Claim
95 words
Error detection apparatus in accordance with claim 2 wherein said check means includes: a plurality of check registers, each associated with and storing the same one of said first words as, one of said registers in said translator means; access means, connected between said encoder and said check registers, for providing a read-out signal manifesting the contents of one of said check registers identified by said second binary word; and said check signalling means includes, a further comparator, connected and responsive to said read-out signal and said binary word source, for providing said check signal.
Claim 5
Dependent Claim
34 words
Error detection apparatus in accordance with claim 3 wherein: said first word is comprised of m binary bits; and said second word is comprised of n binary bits, where n is less than m.
Claim 6
Dependent Claim
17 words
Error detection apparatus in accordance with claim 1 wherein: said plurality of registers are an associative memory.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-08-24 | 1980-02-23 | 1980-08-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-08-24 | 1984-02-23 | 1984-08-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-08-24 | 1988-02-23 | 1988-08-24 | $7700.00 | Window Closed / Lapsed |