← Back to Patent Explorer
US3963944A Expired / Lapsed US ⏱️ 0.0 years remaining

Device for converting an analogous signal into a pulse-length-modulated pulse series

Assignee: CEMO INSTRUMENTS AB
•
Filing: 1974-11-20
•
Granted: 1976-06-15
•
Expires: 1994-11-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A device for converting an analogous signal having a varying amplitude into a pulse series having a pulse length proportional to the present amplitude value of the analogous signal comprises a capacitor, a sample pulse generator for generating sample pulses of a predetermined frequency, means responsive to the sample pulses for connecting the capacitor temporarily during each sample pulse to a potential proportional to the present amplitude value of the analogous signal and to a direct current source so that the capacitor is charged to a voltage proportional to the amplitude value of the analogous signal and for isolating the capacitor from the direct current source and said potential during the intervals between the sample pulses, a constant current path connected in parallel across the capacitor for discharging the capacitor during the intervals between the sample pulses, a pulse shaping circuit responsive to the current flowing through the constant current path for generating a signal pulse when no current flows through the constant current path, and a logic circuit receiving said signal pulses and the sample pulses and providing an output signal having a first signal level, when neither a signal pulse from the pulse shaping circuit nor a sample pulse is received, and a second signal level under all other conditions.

Inventors

  • 👤 Leif Kristiansen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 17:53
CPC Classifications
H; H03; H03K; H03K7/00; H03K7/08

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 210 words
Device for converting an analogous signal having a varying amplitude into a pulse series having a pulse width proportional to the prevailing amplitude of the analogous signal, comprising means responsive to said analogous signal for providing an electric potential proportional to the prevailing amplitude of the analogous signal; a capacitor; a current source; a sample pulse generator for generating repetitive sample pulses; means responsive to said sample pulses for connecting said capacitor operatively to said potential and said current source for the duration of each sample pulse for charging said capacitor from said current source up to said potential; a constant current discharge path having a constant current value lower than the current value of said current source and permanently connected directly across said capacitor; current detecting means for detecting the presence and absence of a current flow in said constant current discharge path and producing an output signal in the absence of a current flow in said constant current discharge path; and NOR circuit means having a first input receiving said sample pulses and a second input receiving said output signal of said current detecting means and an output on which said pulse series having a pulse width proportional to the prevailing amplitude of the analogous signal is provided.
Claim 2
Dependent Claim 210 words
Device for converting an analogous signal having a varying amplitude into a pulse series having a pulse width proportional to the prevailing amplitude of the analogous signal, comprising means responsive to said analogous signal for providing an electric potential proportional to the prevailing amplitude of the analogous signal; a capacitor; a current source; a sample pulse generator for generating repetitive sample pulses; means responsive to said sample pulses for connecting said capacitor operatively to said potential and said current source for the duration of each sample pulse for charging said capacitor from said current source up to said potential; a constant current discharge path having a constant current value lower than the current value of said current source and permanently connected directly across said capacitor; current detecting means for detecting the presence and absence of a current flow in said constant current discharge path and producing an output signal in the absence of a current flow in said constant current discharge path; and NOR circuit means having a first input receiving said sample pulses and a second input receiving said output signal of said current detecting means and an output on which said pulse series having a pulse width proportional to the prevailing amplitude of the analogous signal is provided.
Claim 3
Dependent Claim 85 words
A device as claimed in claim 1, wherein said constant current discharge path includes a first transistor connected with its collector-emitter path in parallel across said capacitor and maintained permanently biased in its saturated, fully conducting state, and said current detecting means include a second transistor having its base interconnected with the base of said first transistor and its base-emitter path connected in parallel to the base-emitter path of said first transistor, and said output signal being provided on the collector of said second transistor.
Claim 4
Dependent Claim 86 words
A device a claimed in claim 1, wherein said current source is responsive to said sample pulses to be turned-on for the duration of each sample pulse and turned-off during the intervals between successive sample pulses, and said means for connecting said capacitor to said potential and said current source include two diodes connected in series opposition between said potential and said capacitor, and said current source being connected to supply current to the junction between said two diodes in the forward direction of the diodes.

References Cited (Backward Citations)

GB603196A Cited
GB907743A Cited
GB944664A Cited
US3333109A Cited
US3555298A Cited
US3613018A Cited
US3719834A Cited
US3800167A Cited
US3731209A Cited
US3801834A Cited
US3764921A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-06-15 1979-12-15 1980-06-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-06-15 1983-12-15 1984-06-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-06-15 1987-12-15 1988-06-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag