← Back to Patent Explorer
US3950656A Expired / Lapsed US ⏱️ 0.0 years remaining

State detecting apparatus

Assignee: Mazda Motor Corp
•
Filing: 1974-08-30
•
Granted: 1976-04-13
•
Expires: 1994-08-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract State detecting apparatus comprising: first, second and third terminals, first and second potential detecting circuits each having an input and an output, a resistance, means connecting the inputs of the first and second potential detecting circuits to the first terminal, means connecting the resistance between the first terminal and a power source, means connecting the output of the first potential detecting circuit to the second terminal, means connecting the output of the second potential detecting circuit to the third terminal.

Inventors

  • 👤 Shizuo Sumida
  • 👤 Kazuo Nii
  • 👤 Osamu Shimizu
  • 👤 Atsushi Ueda
  • 👤 Mitsuaki Ishii

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 23:51
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/22

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 222 words
State detecting apparatus for detecting whether a switch is in its opened or closed state and for detecting whether a lead connected between the switch and a potential detecting circuit is faulty comprising: a power source for supplying potential, a first resistance, a potential detecting circuit, a switch having an opened and a closed state, a second resistance, a ground, means connecting the switch and the second resistance in parallel, means connecting one terminal of the switch-second resistance parallel combination to the ground, a lead connecting the other terminal of the switch-second resistance parallel combination to a first terminal of the first resistance, means connecting the other terminal of the first resistance to the power source, means connecting the potential detecting circuit to the first terminal of the first resistance, the first resistance being equal in value to the second resistance, the potential detecting circuit indicating both a non-fault condition of the lead and the switch in its opened state when the potential detected is equal to half the power source potential, the potential detecting circuit indicating both a non-fault condition of the lead and the switch in its closed state when the potential detected is equal to ground potential, the potential detecting circuit indicating a fault condition of the lead when the potential detected is equal to the power source potential.
Claim 2
Dependent Claim 222 words
State detecting apparatus for detecting whether a switch is in its opened or closed state and for detecting whether a lead connected between the switch and a potential detecting circuit is faulty comprising: a power source for supplying potential, a first resistance, a potential detecting circuit, a switch having an opened and a closed state, a second resistance, a ground, means connecting the switch and the second resistance in parallel, means connecting one terminal of the switch-second resistance parallel combination to the ground, a lead connecting the other terminal of the switch-second resistance parallel combination to a first terminal of the first resistance, means connecting the other terminal of the first resistance to the power source, means connecting the potential detecting circuit to the first terminal of the first resistance, the first resistance being equal in value to the second resistance, the potential detecting circuit indicating both a non-fault condition of the lead and the switch in its opened state when the potential detected is equal to half the power source potential, the potential detecting circuit indicating both a non-fault condition of the lead and the switch in its closed state when the potential detected is equal to ground potential, the potential detecting circuit indicating a fault condition of the lead when the potential detected is equal to the power source potential.
Claim 3
Dependent Claim 246 words
State detecting apparatus comprising: first, second and third terminals, first and second potential detecting circuit each having an input and an output, a resistance, means connecting the inputs of the first and second potential detecting circuits to the first terminal, means connecting the resistance between the first terminal and a power source, means connecting the output of the first potential detecting circuit to the second terminal, means connecting the output of the second potential detecting circuit to the third terminal, a second resistance, an electrical device, a switch, a source of input signals, means connecting the electrical device to the first terminal through the second resistance, means connecting the junction between the second resistance and the electrical device to the switch, means connecting the switch to a source of input signals, a first NOT gate, a second NOT gate, a first AND gate, a second AND gate, means connecting the second terminal to the input of the first NOT gate and to the second input of the second AND gate, means connecting the output of the first NOT gate to the second input of the first AND gate, means connecting the source of input signals to the first input of the first AND gate and to the input of the second NOT gate, means connecting the output of the second NOT gate to the first input of the second AND gate whereby an open circuit or a short circuit in the electrical device may be detected.
Claim 4
Dependent Claim 246 words
State detecting apparatus comprising: first, second and third terminals, first and second potential detecting circuit each having an input and an output, a resistance, means connecting the inputs of the first and second potential detecting circuits to the first terminal, means connecting the resistance between the first terminal and a power source, means connecting the output of the first potential detecting circuit to the second terminal, means connecting the output of the second potential detecting circuit to the third terminal, a second resistance, an electrical device, a switch, a source of input signals, means connecting the electrical device to the first terminal through the second resistance, means connecting the junction between the second resistance and the electrical device to the switch, means connecting the switch to a source of input signals, a first NOT gate, a second NOT gate, a first AND gate, a second AND gate, means connecting the second terminal to the input of the first NOT gate and to the second input of the second AND gate, means connecting the output of the first NOT gate to the second input of the first AND gate, means connecting the source of input signals to the first input of the first AND gate and to the input of the second NOT gate, means connecting the output of the second NOT gate to the first input of the second AND gate whereby an open circuit or a short circuit in the electrical device may be detected.
Claim 5
Dependent Claim 89 words
State detecting apparatus in accordance with claim 2 wherein the first potential detecting circuit comprises a P channel MOS FET connected to an N channel MOS FET wherein the conductance of the P channel MOS FET is much greater than the conductance of the N channel MOS FET and wherein the second potential detecting circuit comprises a P channel MOS FET connected to an N channel MOS FET wherein the conductance of the P channel MOS FET is much less than the conductance of the N channel MOS FET.
Claim 6
Dependent Claim 77 words
State detecting apparatus in accordance with claim 2 wherein the first potential detecting circuit comprises a P channel MOS FET connected to a first N channel MOS FET and wherein the second potential detecting circuit comprises a second N channel MOS FET wherein the conductance of the P channel MOS FET is roughly equal to the conductance of the second channel MOS FET which is much greater than the conductance of the first N channel MOS FET.

References Cited (Backward Citations)

US3512010A Cited
US3555435A Cited
US3628070A Cited
US3609411A Cited
US3857047A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-04-13 1979-10-13 1980-04-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-04-13 1983-10-13 1984-04-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-04-13 1987-10-13 1988-04-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag