← Back to Patent Explorer
US3949309A Expired / Lapsed US ⏱️ 0.0 years remaining

Non-linear processor for anti-jam operation

Assignee: United States Department of the Navy
•
Filing: 1971-11-09
•
Granted: 1976-04-06
•
Expires: 1991-11-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A non-linear signal processor reduces or eliminates the effects of a contous wave jamming frequency in a communication signal. Mixing, filtering, and summing operations are used to isolate and eliminate the jamming frequency.

Inventors

  • 👤 Joseph A. Pecar

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 23:23
CPC Classifications
H; H04; H04K; H04K3/00; H04K3/20; H04K3/22; H04K3/224; H04K3/228; G; G01; G01S; G01S7/00; G01S7/02; G01S7/28; G01S7/285; G01S7/292; G01S7/36

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 188 words
In a nonlinear processor for discriminating against CW interference, the improvement comprising: a processor input terminal adapted to receive a signal including a jamming frequency, a first channel comprising a first mixer, a second mixer, and a first bandpass filter, means connecting said first bandpass filter in series between said first mixer and said second mixer, a second channel comprising a third mixer, a fourth mixer, and a second bandpass filter, means connecting said second bandpass filter in series between said third mixer and said fourth mixer, means connecting said processor input terminal to an input of said first and third mixers, a phase locked oscillator having an input terminal, means connecting said processor input terminal to said oscillator input terminal to provide a signal to lock said oscillator to said jamming frequency, a first output connected to respective inputs of said first and second mixers, and a second output connected to respective inputs of said third and fourth mixers, a summing circuit connected to sum the outputs of said second and fourth mixers, and a third bandpass filter connected to filter the output of said summing circuit.
Claim 2
Dependent Claim 188 words
In a nonlinear processor for discriminating against CW interference, the improvement comprising: a processor input terminal adapted to receive a signal including a jamming frequency, a first channel comprising a first mixer, a second mixer, and a first bandpass filter, means connecting said first bandpass filter in series between said first mixer and said second mixer, a second channel comprising a third mixer, a fourth mixer, and a second bandpass filter, means connecting said second bandpass filter in series between said third mixer and said fourth mixer, means connecting said processor input terminal to an input of said first and third mixers, a phase locked oscillator having an input terminal, means connecting said processor input terminal to said oscillator input terminal to provide a signal to lock said oscillator to said jamming frequency, a first output connected to respective inputs of said first and second mixers, and a second output connected to respective inputs of said third and fourth mixers, a summing circuit connected to sum the outputs of said second and fourth mixers, and a third bandpass filter connected to filter the output of said summing circuit.
Claim 3
Dependent Claim 52 words
The apparatus of claim 1, said phase locked oscillator being adapted to supply a phase displaced jamming frequency to said first and second mixers from said first output of said oscillator, and to supply said jamming frequency in phase to said third and fourth mixers from said second output of said oscillator.
Claim 4
Dependent Claim 68 words
The apparatus of claim 2, said first and second bandpass filters being adapted to pass a bandwidth equal to twice the bandwidth of the signal received at said processor input terminal, and to block D.C., said third bandpass filter being adapted to pass a bandwidth equal to twice the bandwidth of the signal received at said processor input terminal and centered at the frequency of said jamming component.

References Cited (Backward Citations)

US3353146A Cited
US3621401A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-04-06 1979-10-06 1980-04-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-04-06 1983-10-06 1984-04-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-04-06 1987-10-06 1988-04-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag