US3947672A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital delay line correlator
Assignee: International Telephone and Telegraph Corp
•
Filing: 1972-03-14
•
Granted: 1976-03-30
•
Expires: 1992-03-14
Abstract
Abstract The correlator disclosed herein detects in a stream of input pulses a plurality of sequences of time spaced signals, each of the plurality of sequences having a different one of a plurality of pulse repetition intervals disposed within a given pulse repetition interval range. This is accomplished by clocking the input pulses into a first shift register by a first clock pulse having a given frequency. N groups of n bistable stages (N being an integer greater than one and n being an integer greater than zero) are disposed at different spaced time positions along the first register corresponding to the pulse repetition intervals and the pulse repetition interval range. First logic circuitry is coupled to each of the N groups of n stages to provide an output pulse when the time spaced pulses of the plurality of sequences of time spaced pulses are simultaneously present at appropriate ones of the n stages of a given number of the N groups of n stages. A second shift register receives on its input stage the output pulse from the first logic circuitry. The output pulse is clocked through the second register by a second clock pulse having the given frequency but phase shifted relative to the first clock pulse. The length of the second register is determined by the plurality of pulse repetition intervals. A plurality of stages at the end of the second register produce through second logic circuitry a gate pulse which predicts when the next pulse of each of the plurality of sequences should occur. Several embodiments are disclosed which enable the production of the output signal from the first logic circuitry when all the pulses of the plurality of sequences are present or when there is a pulse missing from any of the plurality of sequences. An additional embodiment is disclosed which enables the detection of M plurality of sequences of time spaced pulses when only (N-1) out of N pulses of each of the M plurality of sequences are present employing M first logic circuitry. A gate signal is produced by the second register and second logic circuitry for each of the output signals from the M first logic circuitry to predict when the next pulse of each of the plurality of sequences of the M plurality of sequence should occur.
Inventors
- 👤 Raymond E. Harrison
- 👤 Marvin L. Kiss
- 👤 Douglas E. Ott
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 16:16
CPC Classifications
G; G06; G06F; G06F17/00; G06F17/10; G06F17/15
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
279 words
An arrangement to detect in a stream of input pulses at least a first plurality of sequences of time spaced pulses, each of said first sequences having a different one of a plurality of pulse repetition intervals disposed within at least one given pulse repetition interval range comprising: a first source of said stream of input pulses; a first means coupled to said source to store said stream of input pulses in time such that the time relationship of each of said input pulses relative to each other as received from said source is maintained, said first means having N groups of n outputs disposed at different spaced time positions relative to each other such that the time difference between certain ones of said n outputs of adjacent ones of said N groups of n outputs define said plurality of pulse repetition intervals and the time difference between certain ones of said n outputs of at least one of said N groups of n outputs defines said given pulse repetition interval range, where N is an integer greater than one and n is an integer greater than zero; second means coupled to said N groups of n outputs to provide an output pulse when said time spaced pulses of said first plurality of sequences of time spaced pulses are simultaneously present at certain ones of said n outputs of a given number of said N groups of n outputs; and third means coupled to said second means responsive to said output pulse to produce a gate pulse defining the time at which the next pulse of each of said first plurality of sequences should arrive from said first source.
Claim 2
Dependent Claim
279 words
An arrangement to detect in a stream of input pulses at least a first plurality of sequences of time spaced pulses, each of said first sequences having a different one of a plurality of pulse repetition intervals disposed within at least one given pulse repetition interval range comprising: a first source of said stream of input pulses; a first means coupled to said source to store said stream of input pulses in time such that the time relationship of each of said input pulses relative to each other as received from said source is maintained, said first means having N groups of n outputs disposed at different spaced time positions relative to each other such that the time difference between certain ones of said n outputs of adjacent ones of said N groups of n outputs define said plurality of pulse repetition intervals and the time difference between certain ones of said n outputs of at least one of said N groups of n outputs defines said given pulse repetition interval range, where N is an integer greater than one and n is an integer greater than zero; second means coupled to said N groups of n outputs to provide an output pulse when said time spaced pulses of said first plurality of sequences of time spaced pulses are simultaneously present at certain ones of said n outputs of a given number of said N groups of n outputs; and third means coupled to said second means responsive to said output pulse to produce a gate pulse defining the time at which the next pulse of each of said first plurality of sequences should arrive from said first source.
Claim 3
Dependent Claim
131 words
An arrangement according to claim 1, wherein said first means includes a second source of clock pulses having a given frequency, and a digital shift register having a plurality of bistable stages, said register being coupled to said first and second source to store and sequentially shift said input pulses of said stream of input pulses therethrough under control of said clock pulses; and each of said N groups of n outputs include at least one output of n adjacent ones of said certain ones of said plurality of bistable stages, the adjacent ones of N groups of said n bistable stages being separated by a predetermined number of adjacent ones of others of said plurality of bistable stages, said predetermined number being determined by said plurality of pulse repetition intervals.
Claim 4
Dependent Claim
33 words
An arrangement according to claim 2, wherein said second means includes first logic circuitry coupled to each of said n bistable stages of each of said N groups of said n bistable stages.
Claim 5
Dependent Claim
61 words
An arrangement according to claim 3, wherein N is equal to two or more; and said first logic circuitry produces said output pulse when said time spaced pulses of at least one of said first plurality of sequences are simultaneously present at the appropriate one of said n bistable stages of each of said N groups of said n bistable stages.
Claim 6
Dependent Claim
51 words
An arrangement according to claim 4, wherein n is equal to one in that one of said N groups of said n bistable stages adjacent to said first source and n is equal to an integer greater than one in the remainder of said N groups of said n bistable stages.
Claim 7
Dependent Claim
62 words
An arrangement according to claim 3, wherein N is equal to an integer greater than two; and said first logic circuitry produces said output pulse when said time spaced pulses of at least one of said first plurality of sequences are simultaneously present at the appropriate ones of said n bistable stages of (N-1) of said N groups of said bistable stages.
Claim 8
Dependent Claim
27 words
An arrangement according to claim 6, wherein n is equal to an integer greater than one in all of said N groups of said n bistable stages.
Claim 9
Dependent Claim
154 words
An arrangement according to claim 3, wherein said stream of input pulses includes M plurality of sequences of time spaced pulses, each of said M plurality of sequences having a different one of a plurality of pulse repetition intervals disposed within at least one given pulse repetition interval range, said plurality of pulse repetition intervals being different for each of said M plurality of sequences, where M is an integer greater than one; the number of said n bistable stages of each of said N groups of said n bistable stages being determined by the value of M; and M different logic circuitry, each of said M different logic circuitry being coupled to selected ones of said n bistable stages of each of said N groups of said n bistable stages to produce M independent output pulses, each of said independent output pulses responding to a different one of said M plurality of sequences.
Claim 10
Dependent Claim
76 words
An arrangement according to claim 8, wherein N is equal to two or more; and each of said M logic circuitry produces its associated one of said M independent output pulses when said time spaced pulses of at least one of said plurality of sequences of each of said M plurality of sequences are simultaneously present at the appropriate one of said n bistable stages of each of said N groups of said n bistable stages.
Claim 11
Dependent Claim
27 words
An arrangement according to claim 9, wherein n is equal to an integer greater than two in all of said N groups of said n bistable stages.
Claim 12
Dependent Claim
125 words
An arrangement according to claim 1, wherein said third means includes a second source of clock pulses having a given frequency, a digital shift register having a plurality of bistable stages, said register being coupled to said second source and said second means to store and sequentially shift said output pulse therethrough from an input bistable stage to an output bistable stage under control of said clock pulses, the number of said bistable stages being determined by said plurality of pulse repetition intervals and a predetermined width of said gate pulse, and logic circuitry coupled to a given number of said bistable stages including said output bistable stage to produce said gate pulse, the value of said given number being determined by said predetermined width.
Claim 13
Dependent Claim
296 words
An arrangement according to claim 1, wherein said first means includes a second source of first clock pulses having a given frequency, and a first digital shift register having a plurality of bistable stages, said first register being coupled to said first and second source to store and sequentially shift said input pulses of said stream of input pulses therethrough under control of said first clock pulses; each of said N groups of n outputs includes at least one output of n adjacent ones of certain ones of said plurality of bistable stages, the adjacent ones of N groups of said n bistable stages being separated by a predetermined number of adjacent ones of others of said plurality of bistable stages, said predetermined number being determined by said plurality of pulse repetition intervals; said second means includes first logic circuitry coupled to each of said n bistable stages of each of said N groups of said n bistable stages; and said third means includes a third source of second clock pulses having said given frequency but phase shifted with respect to said first clock pulses, a second digital shift register having a plurality of bistable stages, said second register being coupled to said second source and said second means to store and sequentially shift said output pulse from an input bistable stage to an output bistable stage therethrough under control of said second clock pulses, the number of said bistable stages being determined by said plurality of pulse repetition intervals and a predetermined width of said gate pulses, and second logic circuitry coupled to a given number of adjacent ones of said bistable stages including said output bistable stage to produce said gate pulse, the value of said given number being determined by said predetermined width.
Claim 14
Dependent Claim
61 words
An arrangement according to claim 12, wherein N is equal to two or more; and said first logic circuitry produces said output pulse when said time spaced pulses of at least one of said first plurality of sequences are simultaneously present at the appropriate one of said n bistable stages of each of said N groups of said n bistable stages.
Claim 15
Dependent Claim
51 words
An arrangement according to claim 13, wherein n is equal to one in that one of said N groups of said n bistable stages adjacent to said first source and n is equal to an integer greater than one in the remainder of said N groups of said n bistable stages.
Claim 16
Dependent Claim
62 words
An arrangement according to claim 12, wherein N is equal to an integer greater than two; and said first logic circuitry produce said output pulse when said time spaced pulses of at least one of said first plurality of sequences are simultaneously present at the appropriate ones of said n bistable stages of (N-1) of said N groups of said bistable stages.
Claim 17
Dependent Claim
27 words
An arrangement according to claim 15, wherein n is equal to an integer greater than one in all of said N groups of said n bistable stages.
Claim 18
Dependent Claim
205 words
An arrangement according to claim 12, wherein said stream of input pulses includes M plurality of sequences of time spaced pulses, each of said M plurality of sequences having a different one of a plurality of pulse repetition intervals disposed within at least one given pulse repetition interval range, said plurality of said repetition intervals being different for each of said M plurality of sequences, where M is an integer greater than one; the number of said n bistable stages of each of said N groups of said n bistable stages of said first register being determined by the value of M; M different first logic circuitry, each of said M different first logic circuitry being coupled to selected ones of said n bistable stages of each of said N groups of said n bistable stages to produce M independent output pulses, each of said M independent output pulses responding to a different one of said M plurality of sequences; and said second register includes M input stages, each of said input stages being coupled to the output of a different one of said M first logic circuitry and the number of said bistable stages of said second register is increased by (M-1) bistable stages.
Claim 19
Dependent Claim
81 words
An arrangement according to claim 17, wherein N is equal to two or more; and each of said M first logic circuitry produce its associated one of said M independent output pulses when said time spaced pulses of at least one of said plurality of sequences of each of said M plurality of sequences are simultaneously present at the appropriate one of said n bistable stages of each of said N groups of said n bistable stages of said first register.
Claim 20
Dependent Claim
31 words
An arrangement according to claim 18, wherein n is equal to an integer greater than two in all of said N groups of said n bistable stages of said first register.
References Cited (Backward Citations)
US2701305A
Cited
US3167738A
Cited
US3463911A
Cited
US3495077A
Cited
US3509464A
Cited
US3551823A
Cited
US3598979A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-03-30 | 1979-09-29 | 1980-03-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-03-30 | 1983-09-29 | 1984-03-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-03-30 | 1987-09-29 | 1988-03-30 | $7700.00 | Window Closed / Lapsed |