← Back to Patent Explorer
US3944939A Expired / Lapsed US ⏱️ 0.0 years remaining

Demodulator assembly for trains with differential phase modulation

Assignee: LANNIONNAISE D ELECTRONIQUE SLE CITEREL Ste
•
Filing: 1974-04-16
•
Granted: 1976-03-16
•
Expires: 1994-04-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Demodulator assembly for m data trains, with differential phase modulation, comprising, for each train, an elementary demodulator dimensioned over a space of one bit, whereas the coding is effected over a space of n intermediate bits, comprising, for each train, a shift register having n+1 flip-flops in a functional connection with an adder.

Inventors

  • 👤 Bernard Le Mouel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 07:35
CPC Classifications
H; H04; H04L; H04L27/00; H04L27/18; H04L27/22; H04L27/233; H04L27/2331

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 102 words
A demodulator assembly for m differential phase shift modulation trains, in which the phase shift information concerns bits spaced by n intermediate bits, said assembly comprising: for each train elementary demodulator means for providing bit signals relating to phase differences of adjacent bits, shift register means for receiving respective outputs of said demodulator means, said shift register means being provided with n+1 flip-flops, and adder means connected to said shift register means to receive at n+1 bit informations contained in said n+1 flip-flops for producing a respective one of m demodulated output trains being dephased between bits spaced by n intermediate bits.
Claim 2
Dependent Claim 102 words
A demodulator assembly for m differential phase shift modulation trains, in which the phase shift information concerns bits spaced by n intermediate bits, said assembly comprising: for each train elementary demodulator means for providing bit signals relating to phase differences of adjacent bits, shift register means for receiving respective outputs of said demodulator means, said shift register means being provided with n+1 flip-flops, and adder means connected to said shift register means to receive at n+1 bit informations contained in said n+1 flip-flops for producing a respective one of m demodulated output trains being dephased between bits spaced by n intermediate bits.
Claim 3
Dependent Claim 32 words
A demodulator assembly as defined in claim 1 wherein a reflected code-natural binary code transcoder means is connected between all of said elementary demodulator means and all of said shift register means.
Claim 4
Dependent Claim 27 words
A demodulator assembly as defined in claim 2 wherein a natural binary code-reflected code transcoder means is connected to the outputs of all of said adder means.
Claim 5
Dependent Claim 52 words
A demodulator assembly as defined in claim 3 wherein each elementary demodulator means includes means for subdividing the modulation train into a plurality of identical signals, a delay line connected to receive at least one of said signals, and comparator means for comparing the phases of said signals including the delayed signal.
Claim 6
Dependent Claim 19 words
A demodulator assembly as defined in claim 4 wherein said adder means are interconnected by a carry-over transfer line.

References Cited (Backward Citations)

US3244986A Cited
US3501704A Cited
US3654564A Cited
US3614639A Cited
US3705359A Cited
US3803502A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-03-16 1979-09-15 1980-03-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-03-16 1983-09-15 1984-03-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-03-16 1987-09-15 1988-03-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag