← Back to Patent Explorer
US3930172A Expired / Lapsed US ⏱️ 0.0 years remaining

Input supply independent circuit

Assignee: National Semiconductor Corp
•
Filing: 1974-11-06
•
Granted: 1975-12-30
•
Expires: 1994-11-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuit includes a plurality of transistors which are biased by a supply to provide an output which is independent of that supply and dependent only on the summation of the base-emitter voltages of the transistors, if any. A first pair of transistors are connected in series with one another between the supply and a second pair of transistors are connected in series with one another between the supply. The base-emitter junctions of the transistors are connected in a series loop, such that a voltage is developed between the base-emitter junctions of two adjacent transistors which is equal to the base-emitter voltage summation. The base-emitter voltages of any series connected transistors oppose one another in the series loop. Since the collector currents of the series connected transistors are equal to one another and their base-emitter voltages oppose one another in the series loop, the base-emitter voltage summation will be independent of collector currents and, therefore, independent of the input supply. The circuit can be employed as either a voltage or current regulator. As a regulator circuit, the emitter area of one transistor is different than the emitter area of another transistor, such that the summation of the base-emitter voltages will be other than zero and independent of the input supply. The circuit can also be employed as a buffer amplifier by making the emitter areas of the transistors equal to one another.

Inventors

  • 👤 Robert C Dobkin

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 20:36
CPC Classifications
G; G05; G05F; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/30

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 147 words
A circuit disposed for connection to an input supply for providing an output which is independent of that supply, comprising a plurality of transistors, and means responsive to the input supply for generating a baseemitter voltage on all of said transistors, the base-emitter junctions of said transistors being connected serially in a loop with one another, such that the summation of the base-emitter voltages of said transistors is developed as an output voltage between the base-emitter junctions of two adjacent ones of said transistors in said loop, the collector currents of any of said transistors having their collector-emitter circuits connected in series being equal to one another and their base-emitter voltages opposing one another around said loop, such that said summation of the baseemitter voltages is independent of the collector currents of said transistors and only proportional to the difference of the emitter areas of said transistors.
Claim 2
Dependent Claim 147 words
A circuit disposed for connection to an input supply for providing an output which is independent of that supply, comprising a plurality of transistors, and means responsive to the input supply for generating a baseemitter voltage on all of said transistors, the base-emitter junctions of said transistors being connected serially in a loop with one another, such that the summation of the base-emitter voltages of said transistors is developed as an output voltage between the base-emitter junctions of two adjacent ones of said transistors in said loop, the collector currents of any of said transistors having their collector-emitter circuits connected in series being equal to one another and their base-emitter voltages opposing one another around said loop, such that said summation of the baseemitter voltages is independent of the collector currents of said transistors and only proportional to the difference of the emitter areas of said transistors.
Claim 3
Dependent Claim 21 words
The circuit of claim 1, wherein the emitter areas of at least two of said transistors are different from one another.
Claim 4
Dependent Claim 21 words
The circuit of claim 2, wherein said output voltage is proportional to the difference of the emitter areas of said transistors.
Claim 5
Dependent Claim 49 words
The circuit of claim 3, further comprising a resistor connected between the base-emitter junctions of said two adjacent transistors, such that said output voltage is developed on said resistor, and wherein the current through said resistor is available at the collector of one of said transistors as an output.
Claim 6
Dependent Claim 46 words
The circuit of claim 3, further comprising a resistor connected between the base-emitter junctions of said two adjacent transistors, such that said output voltage is developed on said resistor, and wherein the current through one of said transistors is proportional to the value of said resistor.
Claim 7
Dependent Claim 122 words
The circuit of claim 1, wherein said plurality of transistors includes a first pair of transistors having their collector-emitter circuits connected in series and a second pair of transistors having their collector-emitter circuits connected in series, and wherein said generating means includes a first connectIon from the junction between said first pair of transistors to the base of a first one of said second pair of transistors, a second connection from the junction between said second pair of transistors to the base of a first one of said first pair of transistors, and a third connection between the base of a second one of said first pair of transistors to the base of a second one of said second pair of transistors.
Claim 8
Dependent Claim 26 words
The circuit of claim 6, wherein said generating means further includes a fourth connection from the collector of one of said second transistors to its base.
Claim 9
Dependent Claim 26 words
The circuit of claim 7, wherein said generating means further includes a plurality of current amplifiers, one in each of said first, second and third connections.
Claim 10
Dependent Claim 49 words
The circuit of claim 8, wherein the collectors of said second transistors are disposed for connection to one side of the input supply and the emitter of one of said first transistors is disposed for connection through an input voltage source to the other side of the input supply.
Claim 11
Dependent Claim 132 words
A four terminal network, comprising a. a first pair of transistors having their collector-emitter circuits connected in series between a first pair of terminals, b. a second pair of transistors having their collector-emitter circuits connected in series between a second pair of terminals, c. a connection from one of the first pair of terminals to the base of a first one of said first pair of transistors and to the base of a first one of said second pair of transistors, d. a connection from the junction of said first pair of transistors to the base of a second one of said second pair of transistors, and e. a connection from the junction of said second pair of transistors to the base of a second one of said first pair of transistors.
Claim 12
Dependent Claim 132 words
A four terminal network, comprising a. a first pair of transistors having their collector-emitter circuits connected in series between a first pair of terminals, b. a second pair of transistors having their collector-emitter circuits connected in series between a second pair of terminals, c. a connection from one of the first pair of terminals to the base of a first one of said first pair of transistors and to the base of a first one of said second pair of transistors, d. a connection from the junction of said first pair of transistors to the base of a second one of said second pair of transistors, and e. a connection from the junction of said second pair of transistors to the base of a second one of said first pair of transistors.
Claim 13
Dependent Claim 19 words
The network of claim 10, further comprising a resistor connected in the emitter circuit of one of said transistors.
Claim 14
Dependent Claim 16 words
The network of claim 11, wherein said resistor is connected between said first pair of transistors.
Claim 15
Dependent Claim 16 words
The network of claim 11, wherein said resistor is connected between said second pair of transistors.
Claim 16
Dependent Claim 33 words
The network of claim 11, wherein said resistor is connected between the emitter of said second one of said first pair of transistors to a second one of the first pair of terminals.
Claim 17
Dependent Claim 31 words
The network of claim 11, wherein said resistor is connected between the emitter of said second one of said second pair of transistors to one of the second pair of terminals.
Claim 18
Dependent Claim 14 words
The network of claim 10, further comprising an amplifier in each of said connections.

References Cited (Backward Citations)

US3629692A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-12-29 1979-06-30 1979-12-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-12-29 1983-06-30 1983-12-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-12-29 1987-06-30 1987-12-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag