← Back to Patent Explorer
US3916175A Expired / Lapsed US ⏱️ 0.0 years remaining

Programmable digital frequency multiplication system with manual override

Assignee: Westinghouse Electric Corp
•
Filing: 1973-08-29
•
Granted: 1975-10-28
•
Expires: 1993-08-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital frequency multiplication system for generating a pulse rate or frequency Fv which is a function of a desired machine velocity, and then deriving the component frequencies representative of the machine velocity along at least two orthogonal reference axes. Linear interpolation control along the orthogonal axes is provided using digital differential analyzers having numerator shift registers receiving coded intelligence representative of displacement along these axes, and denominator shift registers for receiving coded intelligence representing the root of the sum of the square of the respective displacements along the reference axes. Circular interpolation is provided along the reference orthogonal axes using digital differential analyzers having numerator shift registers which are a function of the displacement along the other axes, and denominator shift registers for receiving intelligence which is a function of the root of the sum of the squares of the displacements along the axes. The output of the digital differential analyzer is fed back to modify the numerator of the other digital differential analyzer as circular interpolation proceeds. The ratio of N/D is less than unity. When violation of this relationship is impending, the coded intelligence of the larger of the displacements along a reference orthogonal axis is then entered into the D shift registers. Manual override by an operator and for scaling of the weighted value of the output pulse train Fv provides further flexibility for the system.

Inventors

  • 👤 Charles A Lauer
  • 👤 Francis A Fluet

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 19:24
CPC Classifications
G; G05; G05B; G05B19/00; G05B19/02; G05B19/18; G05B19/416; G05B2219/00; G05B2219/30; G05B2219/43; G05B2219/43006; G05B2219/43158; G05B2219/43187; G05B2219/45; G05B2219/45214

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 111 words
A frequency multiplication system having a first digital differential analyzer including a numerator shift register N and a denominator shift register D comprising: means for applying a constant frequency pulse train fc to said first digital differential analyzer; means for applying a maximum programmed coded input in the form of linear measure per unit time to said N shift register; means for applying a programmable input D1 to said D shift register which is a function of said maximum programmed coded input to said N register to provide for scale of one-to-one weighted vector output velocity Fv, said vector velocity Fv being in accordance with the equation: Fv fc X N/D.
Claim 2
Dependent Claim 111 words
A frequency multiplication system having a first digital differential analyzer including a numerator shift register N and a denominator shift register D comprising: means for applying a constant frequency pulse train fc to said first digital differential analyzer; means for applying a maximum programmed coded input in the form of linear measure per unit time to said N shift register; means for applying a programmable input D1 to said D shift register which is a function of said maximum programmed coded input to said N register to provide for scale of one-to-one weighted vector output velocity Fv, said vector velocity Fv being in accordance with the equation: Fv fc X N/D.
Claim 3
Dependent Claim 45 words
A frequency multiplication system according to claim 1 comprising: means, coupled to said programmable input means for modifyiNg the denominator input D1 to provide a new denominator 2D1, 4D1, etc., which provides variable weighted factors (absolute linear measure per pulse) for said vector output Fv.
Claim 4
Dependent Claim 51 words
A frequency multiplication system according to claim 1 comprising: means, coupled to said maximum programmed coded input, for selecting a variable percentage override of said maximum programmed coded input to said D shift register to provide various magnitudes of D1 which are a function of said selected variable feed rate override.
Claim 5
Dependent Claim 44 words
A frequency multiplication system according to claim 3 comprising: means, coupled to said programmable input means, for modifying the variable magnitude D1 to provide new denominators 2D1, 4D1 etc., which provides variable weighted factors (absolute linear measure per pulse) to said vector output Fv.
Claim 6
Dependent Claim 163 words
A frequency multiplication system according to claim 1 adapted for linear interpolation along at least two orthogonal axes comprising: at least second and third digital differential analyzers each having N2, N3 and D2, D3 shift registers respectively; means for applying the pulse train output Fv to said second and third digital differential analyzers; means for applying the programmed displacement along the one orthogonal axis to the numerator shift register N2 of said second digital differential analyzer; means for applying the programmed displacement along the other of said orthogonal axes to the numerator shift register N3 of said third digital differential analyzer; and means for applying the square root of the sum of the squares of said programmed displacements RSS to the shift registers D2, D3 of said second and third digital differential analyzers, whereby the outputs of the second and third digital differential analyzers are respectively: F along one orthogonal axis Fv X N2/D2 F along the other orthogonal axis Fv X N3/D3.
Claim 7
Dependent Claim 214 words
A frequency multiplication system according to claim 1 adapted for circular interpolation along at least two orthogonal axes (x,y) comprising: at least second and third digital differential analyzers each having N2, N3 and D2, D3 shift registers respectively; means for applying the pulse train output Fv to said second and third digital differential analyzers; means for applying the programmed displacement Delta y along one orthogonal axis to the numerator shift register N2 of the second digital differential analyzer; means for applying the programmed displacement Delta X along the other of said orthogonal axes to the numerator shift register N3 of said third digital differential analyzer; means for applying the square root of the sum of the squares of said programmed displacements (RSS) to the shift registers D2, D3 of said second and third digital differential analyzers, whereby the outputs of said second and third differentials Fx and Fy respectively are: Fx Delta y/RSS X Fv; Fy Delta X/RSS X Fv; means for coupling back Fx to the numerator register N3 of said third digital differential analyzer to modify the magnitude of Delta X as circular displacement progresses; means for coupling back Fy to the numerator register N2 of said second digital differential analyzer to modify the magnitude of Delta y as circular displacement progresses.
Claim 8
Dependent Claim 54 words
A frequency multiplication system according to claim 6 comprising: means coupled to said shift registers D2 and D3 for comparing Delta x and Delta y with RSS, for changing the magnitude of RSS to either Delta x or Delta y WHENEVER: Delta x > or = RSS or Delta y > or = RSS.

References Cited (Backward Citations)

US3633013A Cited
US3674999A Cited
US3649899A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-10-27 1979-04-28 1979-10-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-10-27 1983-04-28 1983-10-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-10-27 1987-04-28 1987-10-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag