← Back to Patent Explorer
US3914626A Expired / Lapsed US ⏱️ 0.0 years remaining

Sampling circuit

Assignee: AT&T Inc
•
Filing: 1973-08-21
•
Granted: 1975-10-21
•
Expires: 1993-08-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An analog voltage sampling circuit is disclosed which provides DC isolation between its input and output terminals and, furthermore, does not require any DC energizing source. The circuit takes the form of a transistor-transformer combination which utilizes strobing clock pulses as the basic source of energy to produce output sample pulses.

Inventors

  • 👤 William Anders Peterson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 19:55
CPC Classifications
H; H02; H02M; H02M7/00; H02M7/42; H02M7/44; H02M7/48; H02M7/53; H02M7/537; H02M7/539; G; G11; G11C; G11C27/00; G11C27/02

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 176 words
A sampling circuit having a transistor which in response to being gated into conduction produces at a pair of output terminals a sample of an input voltage appearing at a pair of input terminals, said circuit characterized in that: a transformer having a primary winding and a secondary winding has its primary winding directly connected between the collector and emitter of said transistor; said transformer remaining in a nonsaturating mode over its intended operating range; means connect the collector and base of said transistor to said input terminals in a polarity sense to reverse-bias the baseto-emitter junction of said transistor in response to said input voltage; a pulse source is connected to said transformer to induce a voltage across said primary winding which if not otherwise limited would exceed the summation of the amplitudes of said input voltage and the voltage across the base-to-emitter junction of said transistor when said base-to-emitter junction is forward-biased, said induced voltage being in a polarity sense to forward-bias said transistor; and means connect said secondary winding between said output terminals.
Claim 2
Dependent Claim 176 words
A sampling circuit having a transistor which in response to being gated into conduction produces at a pair of output terminals a sample of an input voltage appearing at a pair of input terminals, said circuit characterized in that: a transformer having a primary winding and a secondary winding has its primary winding directly connected between the collector and emitter of said transistor; said transformer remaining in a nonsaturating mode over its intended operating range; means connect the collector and base of said transistor to said input terminals in a polarity sense to reverse-bias the baseto-emitter junction of said transistor in response to said input voltage; a pulse source is connected to said transformer to induce a voltage across said primary winding which if not otherwise limited would exceed the summation of the amplitudes of said input voltage and the voltage across the base-to-emitter junction of said transistor when said base-to-emitter junction is forward-biased, said induced voltage being in a polarity sense to forward-bias said transistor; and means connect said secondary winding between said output terminals.
Claim 3
Dependent Claim 18 words
A sampling circuit in accordance with claim 1 in which said transformer windings have a one-to-one turns ratio.
Claim 4
Dependent Claim 26 words
A sampling circuit in accordance with claim 2 in which said transformer has an auxiliary winding and said pulse source is connected to said auxiliary winding.
Claim 5
Dependent Claim 28 words
A sampling circuit in accordance with claim 3 in which a diode is connected across one of said transformer windings with said diode poled to reset said transformer.
Claim 6
Dependent Claim 161 words
A pulse sampling circuit comprising: a pair of input terminals for receiving an input voltage; a pair of output terminals; a transistor; a transformer having at least one primary winding and one secondary winding; means directly connecting said primary winding between the collector and emitter of said transistor; said transformer remaining in a nonsaturating mode over its intended operating range; means connecting the base and collector of said transistor to said input terminals in a polarity sense to reverse-bias the base-to-emitter junction of said transistor in response to said input voltage; a current pulse source connected to said transformer to induce a voltage across said primary winding which if not otherwise limited would exceed the summation of the amplitudes of said input voltage and the voltage across the base-to-emitter junction of said transistor when said base-to-emitter junction is forward-biased, said induced voltage being in a polarity sense to forward-bias said transistor; and means connecting said secondary winding between said output terminals.
Claim 7
Dependent Claim 161 words
A pulse sampling circuit comprising: a pair of input terminals for receiving an input voltage; a pair of output terminals; a transistor; a transformer having at least one primary winding and one secondary winding; means directly connecting said primary winding between the collector and emitter of said transistor; said transformer remaining in a nonsaturating mode over its intended operating range; means connecting the base and collector of said transistor to said input terminals in a polarity sense to reverse-bias the base-to-emitter junction of said transistor in response to said input voltage; a current pulse source connected to said transformer to induce a voltage across said primary winding which if not otherwise limited would exceed the summation of the amplitudes of said input voltage and the voltage across the base-to-emitter junction of said transistor when said base-to-emitter junction is forward-biased, said induced voltage being in a polarity sense to forward-bias said transistor; and means connecting said secondary winding between said output terminals.
Claim 8
Dependent Claim 18 words
A sampling circuit in accordance with claim 5 in which said transformer windings have a one-to-one turns ratio.
Claim 9
Dependent Claim 26 words
A sampling circuit in accordance with claim 6 in which said transformer has an auxiliary winding and said pulse source is connected to said auxiliary winding.
Claim 10
Dependent Claim 27 words
A sampling in accordance with claim 7 in which a diode is connected across one of said transformer windings with said diode poled to reset said transformer.

References Cited (Backward Citations)

US3136960A Cited
US3165650A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-10-20 1979-04-21 1979-10-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-10-20 1983-04-21 1983-10-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-10-20 1987-04-21 1987-10-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag