← Back to Patent Explorer
US3912949A Expired / Lapsed US ⏱️ 0.0 years remaining

Driving circuit for pin diode switches

Assignee: Philips North America LLC
•
Filing: 1974-05-28
•
Granted: 1975-10-14
•
Expires: 1994-05-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The driving amplifier comprises a fast a.c. part including a pair of transistors capacitively coupled to a source of input signal and each having a discharging resistor bridging the baseemitter junction. To speed-up the discharge, semiconductive diodes are connected in reverse direction to the base-emitter junctions of the transistors. The outputs of the transistors are coupled to a relatively slow d.c. part providing bias currents for the PIN diodes.

Inventors

  • 👤 Adri C Kalisvaart

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 12:34
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/01; H03K5/02; H03K17/00; H03K17/04; H03K17/041; H03K17/0412; H03K17/04126

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 109 words
A driving circuit for PIN diodes switches comprising a fast a.c. drive part including a pair of transistors capacitively coupled to a source of input pulse signals for producing a current spike of one polarity in response to the leading edge of the input pulse and a current spike of opposite polarity in response to the trailing edge of the input pulse, discharging means coupled to each transistor for removing the charge stored in said transistors after the fall-time or the rise-time of the input pulse, and a d.c. d.c. drive part controlled by the output of said transistors to supply the bias direct currents for the PIN diodes.
Claim 2
Dependent Claim 109 words
A driving circuit for PIN diodes switches comprising a fast a.c. drive part including a pair of transistors capacitively coupled to a source of input pulse signals for producing a current spike of one polarity in response to the leading edge of the input pulse and a current spike of opposite polarity in response to the trailing edge of the input pulse, discharging means coupled to each transistor for removing the charge stored in said transistors after the fall-time or the rise-time of the input pulse, and a d.c. d.c. drive part controlled by the output of said transistors to supply the bias direct currents for the PIN diodes.
Claim 3
Dependent Claim 26 words
A driving circuit according to claim 1 wherein said discharging means includes parallel connection of resistors with diode means bridging respective base-emitter junctions of said transistors.
Claim 4
Dependent Claim 44 words
A driving circuit according to claim 2 further including an additional transistor having a base-emitter junction connected in reverse direction to the base-emitter junction of one of said transistors, and an inverter in said d.c. part having an input controlled by said additional transistor.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-10-13 1979-04-14 1979-10-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-10-13 1983-04-14 1983-10-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-10-13 1987-04-14 1987-10-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag