← Back to Patent Explorer
US3911399A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital incremental emitter, especially for numerical control of machine tools

Assignee: Individual
•
Filing: 1972-11-14
•
Granted: 1975-10-07
•
Expires: 1992-11-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A pulse emitter or resolver and a circuit connected thereto for use in numerical control systems such as for machine tools, in which the emitter supplies at least two trains of pulses shifted 90 electrical degrees relative to each other and which pulses are processed in the circuit so as to provide a count upon the occurrence of a pulse in either train of pulses while the circuit provides an output signal in response to the absence of a pulse in either train of pulses with the output signal adapted to actuate a signalling device and/or halt the machine controlled by the systems.

Inventors

  • 👤 Kurt Maecker

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 11:32
CPC Classifications
G; G05; G05B; G05B19/00; G05B19/02; G05B19/18; G05B19/19; G05B19/21; G01; G01R; G01R31/00; G01R31/34; G01R31/343; H; H02; H02K; H02K3/00; H02K3/04; H02K3/26; H03; H03K; H03K5/00; H03K5/22; H03K5/26

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 275 words
In combination with a digital-incremental operating resolver system for angle and path measurement with numerical controls, especially for machine tools; pulse resolver digital-incremental control means which for purposes of checking direction furnishes two signal outputs utilized for a mutual check for a correct pulse emission operable to supply independently respective series of signal pulses that are phase displaced relative to each other 90 electrical degrees, warning signal means energizable to produce an error signal, a control circuit including means operatively connected to receive said signal pulses evaluated in alternately processing the two signals and operable in the absence of one of said pulses to energize said warning signal means, with said means effectively there being two pulse systems with two pulse rows in a series of pulses each displaced by 90* used as counting pulses and as monitor pulses respectively which monitor each other while one of said series of pulseS represents the counting pulses while another of said series of pulses represents the monitoring pulses, respectively one of the series of pulses maintaining correct counting in case of error, said other series of pulses for monitoring of said control means having a different keying than said one series of pulses, the absence of a pulse from either of said series of pulses being effective to bring about energization of said warning signal means, and an OR gate having input terminals to which said series of pulses are supplied, said OR gate having an output terminal providing counting pulses whereby the monitored presence of a pulse in either of said series of counting and monitor pulses respectively will produce and maintain a correct counting pulse.
Claim 2
Dependent Claim 275 words
In combination with a digital-incremental operating resolver system for angle and path measurement with numerical controls, especially for machine tools; pulse resolver digital-incremental control means which for purposes of checking direction furnishes two signal outputs utilized for a mutual check for a correct pulse emission operable to supply independently respective series of signal pulses that are phase displaced relative to each other 90 electrical degrees, warning signal means energizable to produce an error signal, a control circuit including means operatively connected to receive said signal pulses evaluated in alternately processing the two signals and operable in the absence of one of said pulses to energize said warning signal means, with said means effectively there being two pulse systems with two pulse rows in a series of pulses each displaced by 90* used as counting pulses and as monitor pulses respectively which monitor each other while one of said series of pulseS represents the counting pulses while another of said series of pulses represents the monitoring pulses, respectively one of the series of pulses maintaining correct counting in case of error, said other series of pulses for monitoring of said control means having a different keying than said one series of pulses, the absence of a pulse from either of said series of pulses being effective to bring about energization of said warning signal means, and an OR gate having input terminals to which said series of pulses are supplied, said OR gate having an output terminal providing counting pulses whereby the monitored presence of a pulse in either of said series of counting and monitor pulses respectively will produce and maintain a correct counting pulse.
Claim 3
Dependent Claim 16 words
A system in combination according to claim 1, wherein said pulse resolver control means are rotational.
Claim 4
Dependent Claim 63 words
A system in combination according to claim 1, in which said pulse resolver control means comprises a pair of relatively rotatable plate means, one of said plate means having printed circuit means thereon defining circumferentially distributed inductance means, the other of said plate means comprising circumferentially distributed magnet means operable for inducing dampening pulses in said inductance means when said plates rotate relatively.
Claim 5
Dependent Claim 52 words
A system in conbination according to claim 3 in which said one plate means is a single plate and is stationary and the printed circuit means thereon defining said inductance means extends circumferentially an angular amount occupying less than 360* and provides for the supply of both of said series of pulses.
Claim 6
Dependent Claim 20 words
A system in combination according to claim 4, in which said other plate means is also only a single plate.
Claim 7
Dependent Claim 295 words
In a digital control system; pulse emitter means operable for emitting trains of first and second pulses shifted 90 electrical degrees relative to each other and varying between zero and a positive value, an inverter supplied by each train of pulses and operable to supply trains of first and second inverted pulses, a direction selector operable to supply a forward signal or a reverse signal, first and second flip flops each supplied by said first pulses and said second inverted pulses, said first flip flop having a first output which goes positive during the interval between the end of a said first pulse and the end of the next following inverted second pulse and a second output which is the inversion of the first output thereof, said second flip flop having a first output which goes positive in the interval between the beginning of a said inverted second pulse and the end of the next following first pulse and a second output which is the inversion of the first output thereof, a first NAND gate having as inputs said forward signal and said first pulses and said first output of said first flip flop, a second NAND gate having as inputs said reverse signal said second pulses and said second output of said first flip flop, a third NAND gate having as inputs said forward signal, said inserted second pulses and said first ouput of said second flip flops, a fourth NAND gate having as inputs said reverse signal and said first pulses and said second output of said second flip flops, and a fifth NAND gate having as inputs the outputs of said first, second, third and fourth NAND gates and having an output adapted for connection in controlling relation to a signal means.
Claim 8
Dependent Claim 295 words
In a digital control system; pulse emitter means operable for emitting trains of first and second pulses shifted 90 electrical degrees relative to each other and varying between zero and a positive value, an inverter supplied by each train of pulses and operable to supply trains of first and second inverted pulses, a direction selector operable to supply a forward signal or a reverse signal, first and second flip flops each supplied by said first pulses and said second inverted pulses, said first flip flop having a first output which goes positive during the interval between the end of a said first pulse and the end of the next following inverted second pulse and a second output which is the inversion of the first output thereof, said second flip flop having a first output which goes positive in the interval between the beginning of a said inverted second pulse and the end of the next following first pulse and a second output which is the inversion of the first output thereof, a first NAND gate having as inputs said forward signal and said first pulses and said first output of said first flip flop, a second NAND gate having as inputs said reverse signal said second pulses and said second output of said first flip flop, a third NAND gate having as inputs said forward signal, said inserted second pulses and said first ouput of said second flip flops, a fourth NAND gate having as inputs said reverse signal and said first pulses and said second output of said second flip flops, and a fifth NAND gate having as inputs the outputs of said first, second, third and fourth NAND gates and having an output adapted for connection in controlling relation to a signal means.
Claim 9
Dependent Claim 263 words
In a digital control system; pulse emitter means operable for emitting trains of first and second pulses displaced 90 electrical degrees, said emitter means also emitting trains of third and fourth pulses shorter in duration than said first and second pulses but centered respectively relative thereto, inverter means for inverting said pulses to provide for trains of first, second, third and fourth inverted pulses, a first flip flop receiving said first and third pulses and supplying an output signal during the interval between the ends of said Pulses, a second flip flop receiving said first and third inverted pulses and supplying an output signal during the interval between the ends thereof, a third flip flop receiving said second and fourth pulses and supplying an output signal during the interval between the ends thereof, a fourth flip flop receiving said second and fourth inverted pulses and supplying an output signal during the interval between the ends thereof, a first NAND gate having as inputs the output from said first flip flop and said second pulses, a second NAND gate having as inputs the output of said second flip flop and said first inverted pulses, a third NAND gate having as inputs the output from said third flip flop and said fourth pulses, a fourth NAND gate having as inputs the output of said fourth flip flop and said third inverted pulses, and a fifth NAND gate having as inputs the outputs of said first, second, third and fourth NAND gates and having an output adapted for connection in controlling relation to a signal means.
Claim 10
Dependent Claim 263 words
In a digital control system; pulse emitter means operable for emitting trains of first and second pulses displaced 90 electrical degrees, said emitter means also emitting trains of third and fourth pulses shorter in duration than said first and second pulses but centered respectively relative thereto, inverter means for inverting said pulses to provide for trains of first, second, third and fourth inverted pulses, a first flip flop receiving said first and third pulses and supplying an output signal during the interval between the ends of said Pulses, a second flip flop receiving said first and third inverted pulses and supplying an output signal during the interval between the ends thereof, a third flip flop receiving said second and fourth pulses and supplying an output signal during the interval between the ends thereof, a fourth flip flop receiving said second and fourth inverted pulses and supplying an output signal during the interval between the ends thereof, a first NAND gate having as inputs the output from said first flip flop and said second pulses, a second NAND gate having as inputs the output of said second flip flop and said first inverted pulses, a third NAND gate having as inputs the output from said third flip flop and said fourth pulses, a fourth NAND gate having as inputs the output of said fourth flip flop and said third inverted pulses, and a fifth NAND gate having as inputs the outputs of said first, second, third and fourth NAND gates and having an output adapted for connection in controlling relation to a signal means.
Claim 11
Dependent Claim 45 words
A digital control system according to claim 7, which includes counter means, and a pair of OR gates having outputs connected to said counter means and one having as inputs said first and second pulses and another having as inputs said third and fourth pulses.
Claim 12
Dependent Claim 37 words
A digital control system according to claim 8, which includes a third OR gate having as inputs said first and second inverted pulses, and a fourth OR gate having as inputs said third and fourth inverted pulses.
Claim 13
Dependent Claim 302 words
A digital-incremental resolver system for measurement of some machine element comprising: A. means for receiving a first train of pulses (Q1) at cyclic intervals which depend upon the speed of movement of the machine element and for receiving a second train of pulses (Q2) having a cyclic angular displacement from the first set of pulses, said angular displacement including a quadrature component, B. measuring means responsive to the two trains of pulses for determining the direction of motion of the machine element and for determining the extent of that movement, C. means for generating a third train of pulses (Q1.1) approximately coincident with but having a different OFF-ON ratio from the pulses of the first train, D. means for generating a fourth train of pulses (Q2.1) approximately coincident with but having a different OFF-ON ratio from the pulses of the second train, E. a control circuit means for providing a warning signal when a pulse from one of the trains is absent while a corresponding but angularly displaced signal from the other of the trains is present, F. OR-gate means respectively for combining pulses of the first train with pulses of the third train, for combining pulses of the second train with pulses of the fourth train, for combining inverted pulses of the first train with inverted pulses of the third train, and for combining inverted pulses of the second train with inverted pulses of the fourth train, whereby, in each instance, if a pulse is available in either of the two trains being combined, a corresponding output pulse is available from the OR-gate means, and G. means for applying the output pulses to the measuring means, whereby the appropriate measurement of direction and extent of rotation is made even in the absence of a pulse from any of the four trains.
Claim 14
Dependent Claim 302 words
A digital-incremental resolver system for measurement of some machine element comprising: A. means for receiving a first train of pulses (Q1) at cyclic intervals which depend upon the speed of movement of the machine element and for receiving a second train of pulses (Q2) having a cyclic angular displacement from the first set of pulses, said angular displacement including a quadrature component, B. measuring means responsive to the two trains of pulses for determining the direction of motion of the machine element and for determining the extent of that movement, C. means for generating a third train of pulses (Q1.1) approximately coincident with but having a different OFF-ON ratio from the pulses of the first train, D. means for generating a fourth train of pulses (Q2.1) approximately coincident with but having a different OFF-ON ratio from the pulses of the second train, E. a control circuit means for providing a warning signal when a pulse from one of the trains is absent while a corresponding but angularly displaced signal from the other of the trains is present, F. OR-gate means respectively for combining pulses of the first train with pulses of the third train, for combining pulses of the second train with pulses of the fourth train, for combining inverted pulses of the first train with inverted pulses of the third train, and for combining inverted pulses of the second train with inverted pulses of the fourth train, whereby, in each instance, if a pulse is available in either of the two trains being combined, a corresponding output pulse is available from the OR-gate means, and G. means for applying the output pulses to the measuring means, whereby the appropriate measurement of direction and extent of rotation is made even in the absence of a pulse from any of the four trains.

References Cited (Backward Citations)

US3364469A Cited
US3482132A Cited
US3500023A Cited
US3517322A Cited
US3529290A Cited
US3588710A Cited
US3597552A Cited
US3560862A Cited
US3683345A Cited
US3638186A Cited
US3617905A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-10-06 1979-04-07 1979-10-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-10-06 1983-04-07 1983-10-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-10-06 1987-04-07 1987-10-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag