Patent US6283995B1 successfully refreshed from Google Patents.
US3909803A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multi-phase CCD shift register optical sensor with high resolution
Assignee: International Business Machines Corp
•
Filing: 1972-11-02
•
Granted: 1975-09-30
•
Expires: 1992-11-02
Abstract
Abstract This specification describes a scheme for improving the optical resolution of charge coupled device (CCD) shift registers by permitting optical sensing in potential wells under adjacent or closely spaced gates. First one gate in each of the bits of the shift register is energized for optical sensing and the information so sensed is read out of the shift register and stored in memory of some kind. Thereafter, an adjacent or closely spaced gate is energized to sense data optically and this information is read out of the shift register and stored. This is continued until all of the possible gates, or as many as desired, are used for optical sensing. When optical sensing is complete the stored data is reorganized by an interleaving procedure that leaves the data in coherent form.
Inventors
- 👤 Jr Walter F Bankowski
- 👤 Vijay R Kumar
- 👤 William Mcgovern
- 👤 John D Tartamella
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 21:15
CPC Classifications
H; H10; H10F; H10F39/00; H10F39/10; H10F39/12; H10F39/15; H10F39/153; G; G11; G11C; G11C27/00; G11C27/04; H04; H04N; H04N25/00; H04N25/70; H04N25/71; H04N25/713
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
133 words
In an optical sensor using a CCD serial shift register having closely spaced gates that cannot be simultaneously employed to optically sense data, an improved method of operation comprising: sensing under selected gates of the shift register; reading out of the shift register and storing the data sensed by the selected gates as a serial string of signals; thereafter sensing under gates of the same shift register that are too closely spaced to the selected gates to sense simultaneously with the selected gates; and reading out of the shift register and intermixing the data sensed by said too closely spaced gates with the previously stored data by alternating data bits sensed under the selected bits with data bits sensed under the too closely spaced bits in a coherent serial string of data bits.
Claim 2
Dependent Claim
133 words
In an optical sensor using a CCD serial shift register having closely spaced gates that cannot be simultaneously employed to optically sense data, an improved method of operation comprising: sensing under selected gates of the shift register; reading out of the shift register and storing the data sensed by the selected gates as a serial string of signals; thereafter sensing under gates of the same shift register that are too closely spaced to the selected gates to sense simultaneously with the selected gates; and reading out of the shift register and intermixing the data sensed by said too closely spaced gates with the previously stored data by alternating data bits sensed under the selected bits with data bits sensed under the too closely spaced bits in a coherent serial string of data bits.
Claim 3
Dependent Claim
16 words
The method of claim 1 wherein said closely spaced gates are adjacent to the selected gates.
Claim 4
Dependent Claim
255 words
An optical scanner, comprising: a CCD shift register having a plurality of stages each stage including a multiplicity of gates; means for optically subjecting the CCD shift register to the image to be sensed; first gate voltage means for energizing one of the gates in each of the stages for the receipt of charge while the shift register is subjected to the image to form electrical data in a first series of data bits; a second gate voltage means for energizing another gate in each of the stages for the receipt of charge while the shift register is being subjected to the image but at a different time than when the said one of the gates in each of the stages is energized to form a second series of data bits; shift means for reading the electrical data out of the shift registers between energization of the shift registers by said first and second gate voltage means; storage means for storing the data read out of the shift registers, said storage means including a plurality of shift registers one for serially storing the bits of the first series of data bits and another for storing the bits of the second series of data bits; and interleaving means for intermixing the data bits from the first and second series of bits wherein said interleaving means includes means for first reading a bit from one register and then a bit from the other register to form a coherent data signal made up of bits from both registers.
Claim 5
Dependent Claim
255 words
An optical scanner, comprising: a CCD shift register having a plurality of stages each stage including a multiplicity of gates; means for optically subjecting the CCD shift register to the image to be sensed; first gate voltage means for energizing one of the gates in each of the stages for the receipt of charge while the shift register is subjected to the image to form electrical data in a first series of data bits; a second gate voltage means for energizing another gate in each of the stages for the receipt of charge while the shift register is being subjected to the image but at a different time than when the said one of the gates in each of the stages is energized to form a second series of data bits; shift means for reading the electrical data out of the shift registers between energization of the shift registers by said first and second gate voltage means; storage means for storing the data read out of the shift registers, said storage means including a plurality of shift registers one for serially storing the bits of the first series of data bits and another for storing the bits of the second series of data bits; and interleaving means for intermixing the data bits from the first and second series of bits wherein said interleaving means includes means for first reading a bit from one register and then a bit from the other register to form a coherent data signal made up of bits from both registers.
References Cited (Backward Citations)
US3621283A
Cited
US3801884A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1978-09-29 | 1979-03-31 | 1979-09-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1982-09-29 | 1983-03-31 | 1983-09-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1986-09-29 | 1987-03-31 | 1987-09-30 | $7700.00 | Window Closed / Lapsed |