← Back to Patent Explorer
US3904971A Expired / Lapsed US ⏱️ 0.0 years remaining

Automatic gain control amplifier circuit

Assignee: United States Department of the Navy
•
Filing: 1974-06-06
•
Granted: 1975-09-09
•
Expires: 1994-06-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An automatic gain control amplifier circuit employing a field effect transistor as the gain control element and providing normalized signals for slow varying signals while passing those signals that change rapidly relative to its time constant.

Inventors

  • 👤 Arthur D Delagrange

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 15:35
CPC Classifications
H; H03; H03G; H03G3/00; H03G3/20; H03G3/30; H03G3/3005; H03G3/301; H03G3/3015

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 218 words
An automatic gain control amplifier circuit comprising: variable attenuator means including the source to drain circuit of an n-channel field effect transistor acting as a variable resistor and a resistor forming a voltage divider with said field effect transistor for variably attenuating an input electrical signal; a fixed gain amplifier including a first operational amplifier including a pair of oppositely connected diodes connected between the non-inverting input of said first operational amplifier and ground, said first operational amplifier having its non-inverting input coupled to the output of said variable attenuator means for generating an output signal from said automatic gain control amplifier circuit; a diode for rectifying the output of said fixed gain amplifier; threshold detecting means for generating an output signal when the output of said diode is greater than a predetermined amplitude; and integrating means including a second operational amplifier coupled to the output of said threshold detecting means for integrating the output of said threshold detecting means with respect to time for controlling the atTenuation of said field effect transistor, and an integrating capacitor and a diode connected between the inverting input and output of said second operational amplifier, wherein said integrating means has a time constant such that only slowly varying signals are attenuated while rapidly fluctuating signals do not affect said integrating means.
Claim 2
Dependent Claim 218 words
An automatic gain control amplifier circuit comprising: variable attenuator means including the source to drain circuit of an n-channel field effect transistor acting as a variable resistor and a resistor forming a voltage divider with said field effect transistor for variably attenuating an input electrical signal; a fixed gain amplifier including a first operational amplifier including a pair of oppositely connected diodes connected between the non-inverting input of said first operational amplifier and ground, said first operational amplifier having its non-inverting input coupled to the output of said variable attenuator means for generating an output signal from said automatic gain control amplifier circuit; a diode for rectifying the output of said fixed gain amplifier; threshold detecting means for generating an output signal when the output of said diode is greater than a predetermined amplitude; and integrating means including a second operational amplifier coupled to the output of said threshold detecting means for integrating the output of said threshold detecting means with respect to time for controlling the atTenuation of said field effect transistor, and an integrating capacitor and a diode connected between the inverting input and output of said second operational amplifier, wherein said integrating means has a time constant such that only slowly varying signals are attenuated while rapidly fluctuating signals do not affect said integrating means.

References Cited (Backward Citations)

US3109993A Cited
US3441748A Cited
US3539826A Cited
US3533006A Cited
US3581223A Cited
US3723897A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-09-08 1979-03-10 1979-09-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-09-08 1983-03-10 1983-09-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-09-08 1987-03-10 1987-09-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag