← Back to Patent Explorer
US3894332A Expired / Lapsed US ⏱️ 0.0 years remaining

Solid state radiation sensitive field electron emitter and methods of fabrication thereof

Assignee: Westinghouse Electric Corp
•
Filing: 1973-11-23
•
Granted: 1975-07-15
•
Expires: 1993-11-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A solid state radiation sensitive field emitter cathode comprising a single crystal semiconductor member having a body portion with a uniform array of closely spaced and very sharp electron emitting projections from one surface in the form of needles or whisker like members. Electrons are emitted into vacuum when a planar-parallel positive anode is mounted in close proximity to the surface. The cathode is responsive to input radiation such as electrons or light directed onto the cathode in modifying the electron emission from the array of electron emitter projections. The method of manufacturing the cathode by providing a predetermined pattern or mosaic of islands of a material exhibiting a greater etch resistant property than the semiconductor material, on a wafer of a semiconductor material and then etching out between and beneath the islands to undercut to a point where the islands are supported by only a small whisker of the semiconductor material. Removal of the islands results in an electron emitter being exposed from beneath each island wherein carriers generated within the body portion and also carriers generated within the depletion regions of the tips deffuse to the electron emitter projections wherein establishment of a high electric field at the tips of the electron emitter projections results in electron emission primarily due to conduction band tunneling. The device provides about 106 emitting points of close proximity so as to effect photographic-like imaging.

Inventors

  • 👤 Harvey C Nathanson
  • 👤 Richard N Thomas
  • 👤 Jens Guldberg

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 21:53
CPC Classifications
H; H01; H01J; H01J1/00; H01J1/02; H01J1/32; B; B82; B82Y; B82Y10/00; H01J31/00; H01J31/08; H01J31/26; H01J31/48; H01J31/49; H01J9/00; H01J9/02; H01J9/12; H01J9/24; H01J9/34; H01J2201/00; H01J2201/34; H01J2201/342; H01J2201/3421; H01J2201/3423; Y; Y10; Y10S; Y10S257/00; Y10S257/917; Y10S438/00; Y10S438/978

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 212 words
THE METHOD OF FABRICATING A LARGE AREA FIELD ELECTRON EMITTER DEVICE COMPRISING THE STEPS OF PROVIDING A WAFER OF A SEMICONDUCTIVE MATERIAL OF A SINGLE CRYSTAL MATERIAL AND HAVING A BAND GAP IN THE RANGE OF 0.2 TO 3.0 ELECTRON VOLTS AND A RESISTIVITY OF 0.10 OHM CENTIMETER OR GREATER, DEPOSITING AN ETCH-RESISTANT ARRAY PATTERN OF ISLANDS OVER SAID WAFER ON ONE SURFACE THEREOF, ETCHING SAID SEMICONDUCTIVE WAFER IN A MANNER TO REMOVE A PORTION OF THE SEMICONDUCTIVE MATERIAL FROM BENEATH AND BETWEEN THE ISLANDS OF SAID ARRAY TO PROVIDE A CENTRALLY LOCATED SUPPORT PROJECTION FOR EACH OF SAID ISLANDS HAVING A DIAMETER OF ABOUT 1.5 MICRONS AT THE UPPER POINT OF SAID SUPPORT ADJACENT SAID ISLAND, GROWING AN OXIDE LAYER ON SAID ETCHED OUT SURFACE OF SAID WAFER TO PROVIDE AN OXIDE COATING HAVING A THICKNESS OF ABOUT 0.5 MICRONS AND PROVIDING A REMAINING CENTRAL REGION OF SEMICONDUCTIVE MATERIAL AT THE POINT SUPPORTING SAID ISLAND OF ABOUT 0.5 MICRONS, REMOVING SAID RESIST ARRAY TO PROVIDE A LARGE AREA OF FIELD EMITTERS COMPRISED OF A SUBSTRATE OF SEMICONDUCTIVE MATERIAL WITH A PLURALITY OF PROJECTING ELECTRON EMITTERS EXTENDING FROM SAID SUBSTRATE IN A CRYSTALLOGRAPHICALLY CONTINUOUS MANNER IN WHICH SAID PROJECTING ELECTRON EMITTERS COMPRISE AN EMITTING POINT HAVING A DIAMETER OF ABOUT 0.5 MICRONS.
Claim 2
Independent Claim 212 words
THE METHOD OF FABRICATING A LARGE AREA FIELD ELECTRON EMITTER DEVICE COMPRISING THE STEPS OF PROVIDING A WAFER OF A SEMICONDUCTIVE MATERIAL OF A SINGLE CRYSTAL MATERIAL AND HAVING A BAND GAP IN THE RANGE OF 0.2 TO 3.0 ELECTRON VOLTS AND A RESISTIVITY OF 0.10 OHM CENTIMETER OR GREATER, DEPOSITING AN ETCH-RESISTANT ARRAY PATTERN OF ISLANDS OVER SAID WAFER ON ONE SURFACE THEREOF, ETCHING SAID SEMICONDUCTIVE WAFER IN A MANNER TO REMOVE A PORTION OF THE SEMICONDUCTIVE MATERIAL FROM BENEATH AND BETWEEN THE ISLANDS OF SAID ARRAY TO PROVIDE A CENTRALLY LOCATED SUPPORT PROJECTION FOR EACH OF SAID ISLANDS HAVING A DIAMETER OF ABOUT 1.5 MICRONS AT THE UPPER POINT OF SAID SUPPORT ADJACENT SAID ISLAND, GROWING AN OXIDE LAYER ON SAID ETCHED OUT SURFACE OF SAID WAFER TO PROVIDE AN OXIDE COATING HAVING A THICKNESS OF ABOUT 0.5 MICRONS AND PROVIDING A REMAINING CENTRAL REGION OF SEMICONDUCTIVE MATERIAL AT THE POINT SUPPORTING SAID ISLAND OF ABOUT 0.5 MICRONS, REMOVING SAID RESIST ARRAY TO PROVIDE A LARGE AREA OF FIELD EMITTERS COMPRISED OF A SUBSTRATE OF SEMICONDUCTIVE MATERIAL WITH A PLURALITY OF PROJECTING ELECTRON EMITTERS EXTENDING FROM SAID SUBSTRATE IN A CRYSTALLOGRAPHICALLY CONTINUOUS MANNER IN WHICH SAID PROJECTING ELECTRON EMITTERS COMPRISE AN EMITTING POINT HAVING A DIAMETER OF ABOUT 0.5 MICRONS.
Claim 3
Dependent Claim 18 words
The method set forth in claim 1 in which said resist pattern includes a coating of silicon nitride.

References Cited (Backward Citations)

US3466485A Cited
US3675314A Cited
US3761785A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-07-14 1979-01-13 1979-07-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-07-14 1983-01-13 1983-07-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-07-14 1987-01-13 1987-07-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag