← Back to Patent Explorer
US3893030A Expired / Lapsed US ⏱️ 0.0 years remaining

Coincidence measuring circuit for indicating time intervals

Assignee: US Philips Corp
•
Filing: 1972-12-26
•
Granted: 1975-07-01
•
Expires: 1992-12-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Device for increasing the resolution of an angle measuring instrument using two pairs of rotating discs each provided with measuring indicia where one pair of discs has one more measuring indicia per unit length than the other pair. The discs provide vernier-like pulse trains wherein a delay of less than a predetermined amount between corresponding pulses of the two pulse trains indicates angular measurement. This delay is determined by using a pulse of the first pulse train to conduct high frequency counting pulses into a counter having a limited capacity that produces an output pulse when such capacity is exceeded. A logic circuit connected to the counter determines whether a pulse from the second pulse train appears before the counter capacity is exceeded whereupon the counter is interrupted, the indication of the counter at that time being the interpolated position indication.

Inventors

  • 👤 Klaus Brandenburg
  • 👤 Jurgen Schwake

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 22:47
CPC Classifications
G; G04; G04F; G04F10/00; G04F10/04; F; F16; F16K; F16K11/00; F16K11/02; F16K11/06; F16K11/065; G01; G01D; G01D5/00; G01D5/12; G01D5/244; G01D5/245; G01D5/247; H; H03; H03M; H03M1/00; H03M1/12; H03M1/22; H03M1/24; H03M1/28; H03M1/30

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 339 words
A coincidence measuring circuit for indicating the time interval between the pulses of two separate periodic pulse trains i1 and i2 having dissimilar frequencies F1 and F2, comprising a first bistable multivibrator triggerable to a first stable state in response to a pulse on a first input thereof and triggerable to a second stable state in response to a pulse on a second input thereof for providing an output signal level on a first output thereof in response to the first stable state and for providing an output level on a second output thereof in response to the second stable state, means connecting the pulse train i1 to the first input of the first bistable multivibrator, means connecting the pulse train i2 to the second input of the first bistable multivibrator, timing means connected to the first output of the first bistable multivibrator for providing a timing output pulse a predetermined delay interval after the initiation of the output signal level on the first output of the first bistable multivibrator, a second bistable multivibrator triggerable to a first stable state in response to a pulse on a first input thereof and triggerable to a second stable state in response to a pulse on a second input thereof for providing an output level on a first output thereof in response to the first stable state and for providing an output level on a second output thereof in response to the second stable state, means connecting the pulse train i1 and to the first input of the second bistable multivibrator, means connecting the output of the timing means to the second input of the second bistable multivibrator, and a coincidence gate having inputs connected to the second output of the first bistable multivibrator and to the first output of the second bistable multivibrator for providing a coincidence output signal indicating that the period between a pulse of the pulse train i1 and the next following pulse of the pulse train i2 was less than the delay interval of the timing means.
Claim 2
Dependent Claim 339 words
A coincidence measuring circuit for indicating the time interval between the pulses of two separate periodic pulse trains i1 and i2 having dissimilar frequencies F1 and F2, comprising a first bistable multivibrator triggerable to a first stable state in response to a pulse on a first input thereof and triggerable to a second stable state in response to a pulse on a second input thereof for providing an output signal level on a first output thereof in response to the first stable state and for providing an output level on a second output thereof in response to the second stable state, means connecting the pulse train i1 to the first input of the first bistable multivibrator, means connecting the pulse train i2 to the second input of the first bistable multivibrator, timing means connected to the first output of the first bistable multivibrator for providing a timing output pulse a predetermined delay interval after the initiation of the output signal level on the first output of the first bistable multivibrator, a second bistable multivibrator triggerable to a first stable state in response to a pulse on a first input thereof and triggerable to a second stable state in response to a pulse on a second input thereof for providing an output level on a first output thereof in response to the first stable state and for providing an output level on a second output thereof in response to the second stable state, means connecting the pulse train i1 and to the first input of the second bistable multivibrator, means connecting the output of the timing means to the second input of the second bistable multivibrator, and a coincidence gate having inputs connected to the second output of the first bistable multivibrator and to the first output of the second bistable multivibrator for providing a coincidence output signal indicating that the period between a pulse of the pulse train i1 and the next following pulse of the pulse train i2 was less than the delay interval of the timing means.
Claim 3
Dependent Claim 30 words
A coincidence measuring circuit as claimed in claim 1, wherein the delay interval of the timing means has a value equal to the absolute value of 1/f1 - 1/f2 seconds.
Claim 4
Dependent Claim 112 words
A coincidence measuring circuit as claimed in claim 1, wherein the timing means comprises a frequency generator means for providing counting pulses at a frequency higher than f1 and f2, a binary pulse counter, an AND-gate having an input connected to the output of the frequency generator means and a further input connected to the first output of the first bistable multivibrator for passing the counting pulses to the binary pulse counter in response to the first stable state of the first bistable multivibrator, the counter providing the delayed pulse to the second input of the second bistable multivibrator in response to a predetermined number of counting pulses from the frequency generator.
Claim 5
Dependent Claim 27 words
A coincidence measuring circuit as claimed in claim 3 further comprising means operating in response to the coincidence output signal for storing the number in the counter.

References Cited (Backward Citations)

US3278928A Cited
US3209254A Cited
US3382376A Cited
US3742299A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-06-30 1978-12-30 1979-07-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-06-30 1982-12-30 1983-07-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-06-30 1986-12-30 1987-07-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag