US3890580A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Two phase oscillator
Assignee: Motorola Solutions Inc
•
Filing: 1973-12-27
•
Granted: 1975-06-17
•
Expires: 1993-12-27
Abstract
Abstract A crystal controlled oscillator providing two symmetrical outof-phase outputs utilizes two silicon gate CMOS (complementary metal oxide silicon) field-effect transistor inverter circuits with the frequency determining crystal connected across the inputs to the two inverters. The outputs of the two inverters are cross-coupled to the inputs to sustain oscillation, and the circuit provides stable crystal control of both of the output phases with excellent load isolation.
Inventors
- 👤 Jr Harry A Kuhn
- 👤 Jr Donald D Schendel
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 13:48
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/354; H03K3/3545; H03B; H03B5/00; H03B5/30; H03B5/32; H03B5/36; H03B5/364
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
244 words
A two phase oscillator circuit comprising complementary metal oxide silicon (CMOS) field-effect transistors including in combination: first and second voltage supply terminals for connection to first and second levels, respectively, of direct current potential; a first field-effect transistor of a first conductivity type, having source, drain and gate electrodes; a second field-effect transistor of a second conductivity type, having source, drain and gate electrodes; means interconnecting the drain electrodes of said first and second field-effect transistors to form a first output terminal; means interconnecting the gate electrodes of said first and second field-effect transistors to form a first input terminal; a third field-effect transistor of said first conductivity type, having source, drain and gate electrodes; a fourth field-effect transistor of said second conductivity type, having source, drain and gate electrodes; means interconnecting the drain electrodes of said third and fourth field-effect transistors to form a second output terminal; means interconnecting the gate electrodes of said third and fourth field-effect transistors to form a second input terminal; frequency determining circuit means coupled in circuit between said first and second input terminals; a first feedback circuit coupling said first output terminal with said second input terminal; a second feedback circuit coupling said second output terminal with said input terminal; means coupling said source electrodes of said first and third field-effect transistors with said first voltage supply terminal; and means coupling the source electrodes of said second and fourth field-effect transistors with said second voltage supply terminal.
Claim 2
Dependent Claim
244 words
A two phase oscillator circuit comprising complementary metal oxide silicon (CMOS) field-effect transistors including in combination: first and second voltage supply terminals for connection to first and second levels, respectively, of direct current potential; a first field-effect transistor of a first conductivity type, having source, drain and gate electrodes; a second field-effect transistor of a second conductivity type, having source, drain and gate electrodes; means interconnecting the drain electrodes of said first and second field-effect transistors to form a first output terminal; means interconnecting the gate electrodes of said first and second field-effect transistors to form a first input terminal; a third field-effect transistor of said first conductivity type, having source, drain and gate electrodes; a fourth field-effect transistor of said second conductivity type, having source, drain and gate electrodes; means interconnecting the drain electrodes of said third and fourth field-effect transistors to form a second output terminal; means interconnecting the gate electrodes of said third and fourth field-effect transistors to form a second input terminal; frequency determining circuit means coupled in circuit between said first and second input terminals; a first feedback circuit coupling said first output terminal with said second input terminal; a second feedback circuit coupling said second output terminal with said input terminal; means coupling said source electrodes of said first and third field-effect transistors with said first voltage supply terminal; and means coupling the source electrodes of said second and fourth field-effect transistors with said second voltage supply terminal.
Claim 3
Dependent Claim
30 words
The combination according to claim 1 wherein said first conductivity type of field-effect transistors are P-channel field-effect transistors and said second conductivity type of field-effect transistors are N-channel field-effect transistors.
Claim 4
Dependent Claim
39 words
The combination according to claim 1 further including a first bias resistor coupled between said first input terminal and said first output terminal; and a second bias resistor coupled between said second input terminal and said second output terminal.
Claim 5
Dependent Claim
19 words
The combination according to claim 1 wherein said first and second feedback circuits comprise first and second capacitors, respectively.
Claim 6
Dependent Claim
23 words
The combination according to claim 1 wherein said frequency determining means includes a crystal for setting the frequency of operation of said oscillator.
Claim 7
Dependent Claim
247 words
A two phase oscillator comprising complementary metal oxide silicon (CMOS) field-effect transistors including in combination: first and second voltage supply terminals for connection to first and second levels, respectively, of direct current potential; a first field-effect transistor of a first conductivity type, having source, drain and gate electrodes; a second field-effect transistor of a second conductivity type, having source, drain and gate electrodes; means for interconnecting the drain electrodes of said first and second field-effect transistors to form a first output terminal; means for interconnecting the gate electrodes of said first and second field-effect transistors to form a first input terminal; a third field-effect transistor of said first conductivity type, with source, drain and gate electrodes; a fourth field-effect transistor of said second conductivity type, with source, drain and gate electrodes; means for interconnecting the drain electrodes of said third and fourth field-effect transistors to form a second output terminal; means for interconnecting the gate electrodes of said third and fourth field-effect transistors to form a second input terminal; a crystal connected between said first and second input terminals; a first feedback capacitor connected between said first output terminal and said second input terminal; a second feedback capacitor connected between said second output terminal and said first input terminal; means for connecting the source electrodes of said first and third transistors with said first voltage supply terminal; and means for connecting the source electrodes of said second and fourth field-effect transistors with said second voltage supply terminal.
Claim 8
Dependent Claim
247 words
A two phase oscillator comprising complementary metal oxide silicon (CMOS) field-effect transistors including in combination: first and second voltage supply terminals for connection to first and second levels, respectively, of direct current potential; a first field-effect transistor of a first conductivity type, having source, drain and gate electrodes; a second field-effect transistor of a second conductivity type, having source, drain and gate electrodes; means for interconnecting the drain electrodes of said first and second field-effect transistors to form a first output terminal; means for interconnecting the gate electrodes of said first and second field-effect transistors to form a first input terminal; a third field-effect transistor of said first conductivity type, with source, drain and gate electrodes; a fourth field-effect transistor of said second conductivity type, with source, drain and gate electrodes; means for interconnecting the drain electrodes of said third and fourth field-effect transistors to form a second output terminal; means for interconnecting the gate electrodes of said third and fourth field-effect transistors to form a second input terminal; a crystal connected between said first and second input terminals; a first feedback capacitor connected between said first output terminal and said second input terminal; a second feedback capacitor connected between said second output terminal and said first input terminal; means for connecting the source electrodes of said first and third transistors with said first voltage supply terminal; and means for connecting the source electrodes of said second and fourth field-effect transistors with said second voltage supply terminal.
Claim 9
Dependent Claim
64 words
The combination according to claim 6 wherein said first and third field-effect transistors are P-channel field-effect transistors, said second and fourth field-effect transistors are N-channel field-effect transistors, and said first voltage supply terminal is adapted for connection to a direct current potential which is positive with respect to the direct current potential to which said second voltage supply terminal is adapted to be connected.
Claim 10
Dependent Claim
39 words
The combination according to claim 7 further including a first biasing resistor connected between said first input terminal and said first output terminal and a second biasing resistor connected between said second input terminal and said second output terminal.
Claim 11
Dependent Claim
20 words
The combination according to claim 8 further including a capacitor connected in parallel across said crystal for providing frequency trimming.
References Cited (Backward Citations)
US1914120A
Cited
US2106821A
Cited
US2137687A
Cited
US2494321A
Cited
US2718593A
Cited
US3356963A
Cited
US3609592A
Cited
US3585526A
Cited
US3581235A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1978-06-16 | 1978-12-16 | 1979-06-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1982-06-16 | 1982-12-16 | 1983-06-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1986-06-16 | 1986-12-16 | 1987-06-17 | $7700.00 | Window Closed / Lapsed |