← Back to Patent Explorer
US3876949A Expired / Lapsed US ⏱️ 0.0 years remaining

Phase-shift cell and a phase shifter for the application of said cell

Assignee: Commissariat à l'Énergie Atomique et Aux Énergies Alternatives
•
Filing: 1972-09-28
•
Granted: 1975-04-08
•
Expires: 1992-09-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The phase-shift cell comprises in combination a programmable generator which produces constant currents, a bistable threshold circuit connected through an integrator to the output of the generator, and a feedback loop connected between the output of the threshold circuit and the input of the generator. Reversals of the threshold circuit to a first state are initiated by synchronizing signals to be phase-shifted, reversals to a second state being initiated by the output signal of the integrator when the signal attains the threshold level of the bistable circuit. The phase shift of the output signal of said bistable circuit with respect to the input signal is determined by the instant T.sub.1 of reversal to the second state. An additional current generator connected between the aforementioned generator and the integrator modifies the output signal of this latter in order to vary the instant of reversal of the bistable threshold circuit to the second state.

Inventors

  • 👤 Robert Encellaz
  • 👤 Jean-Paul Bonnefoy-Claudet
  • 👤 Hans Jedlitschka
  • 👤 Michel Martin
  • 👤 Edmond Tournier

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 18:54
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/15; H03K5/15013; H03K5/15026; H03K5/1504; H03K7/00; H03K7/08

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 319 words
An aperiodic generator of polyphase pulse signals having n-1 phases comprising: n-1 chain-connected phase-shift cells of which the first cell is synchronized by a single phase input pulse signal of minimum repetition period T to be converted to a polyphase pulse signal and the following cells are each synchronized by the output signal of the preceding cells; a phase-synthesizing logic circuit having n outputs and having connections to the outputs of each of said phase shift cells and arranged to produce n-1 outputs having the same repetition period as the input signal; each of said phase shift cells comprising: a constant current generator having two constant current output states, the direction of output current in one of said states being opposite to that in the other of said states; an integrator having as its input the output of said constant current generator; a bistable threshold circuit arranged to go from a first state to a second state when the output of said integrator attains a predetermined threshold level of said bistable threshold circuit and to go from its second state to its first state in response to input impulses, said bistable circuit being connected to switch said generator correspondingly between its output states; and means for deriving phase shifted output synchronizing signals from the transitions of said bistable threshold circuit from said first state to said second state; and means for supplying to at least one of said cells a current additional to the output of the constant current generator thereof for controlling the amount of phase shift produced thereby; said phase shift cells being arranged so that the aggregate phase shift produced by the last of said phase shift cells for the maximum phase shift setting of said phase shift controlling means is less than said period T, so that the incremental phase shifts produced by the respective cells correspond to a polyphase distribution within the period T.
Claim 2
Dependent Claim 319 words
An aperiodic generator of polyphase pulse signals having n-1 phases comprising: n-1 chain-connected phase-shift cells of which the first cell is synchronized by a single phase input pulse signal of minimum repetition period T to be converted to a polyphase pulse signal and the following cells are each synchronized by the output signal of the preceding cells; a phase-synthesizing logic circuit having n outputs and having connections to the outputs of each of said phase shift cells and arranged to produce n-1 outputs having the same repetition period as the input signal; each of said phase shift cells comprising: a constant current generator having two constant current output states, the direction of output current in one of said states being opposite to that in the other of said states; an integrator having as its input the output of said constant current generator; a bistable threshold circuit arranged to go from a first state to a second state when the output of said integrator attains a predetermined threshold level of said bistable threshold circuit and to go from its second state to its first state in response to input impulses, said bistable circuit being connected to switch said generator correspondingly between its output states; and means for deriving phase shifted output synchronizing signals from the transitions of said bistable threshold circuit from said first state to said second state; and means for supplying to at least one of said cells a current additional to the output of the constant current generator thereof for controlling the amount of phase shift produced thereby; said phase shift cells being arranged so that the aggregate phase shift produced by the last of said phase shift cells for the maximum phase shift setting of said phase shift controlling means is less than said period T, so that the incremental phase shifts produced by the respective cells correspond to a polyphase distribution within the period T.
Claim 3
Dependent Claim 60 words
An aperiodic generator of polyphase signals as defined in claim 1 in which said period T is a substantially constant repetition period of said single phase input signal, in which the increments phase shift produced by the respective phase shift cells are equal, and in which said phase shift controlling means supplies an additional current only to said first cell.

References Cited (Backward Citations)

US2567410A Cited
US3502976A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-04-07 1978-10-07 1979-04-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-04-07 1982-10-07 1983-04-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-04-07 1986-10-07 1987-04-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag