Patent FR2689388A1 successfully refreshed from Google Patents.
← Back to Patent Explorer
US3875428A Expired / Lapsed US ⏱️ 0.0 years remaining

Arrangement for selectively determining rate of integration of an applied oscillatory signal by selecting the proportion of each signal cycle during which integration takes place

Assignee: Rosemount Inc
•
Filing: 1973-12-10
•
Granted: 1975-04-01
•
Expires: 1993-12-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrator for an electrical signal is provided with means for changing integrating rates without attenuating the input signal or utilizing a potentiometer to give different degrees of attenuation for this purpose. Instead of attenuating the input signal with varying degrees of attenuation, means are provided to control the proportion of time that the full input signal is applied to the integrator. Adjustable, pulse-length controlled electronic switches are employed for alternately changing the gain of the integrator, in order to control the length of time that the signal is applied to the integrator.

Inventors

  • 👤 Blanc Richard E Le
  • 👤 Bernard F Delettrez

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 13:34
CPC Classifications
G; G06; G06G; G06G7/00; G06G7/12; G06G7/18; G06G7/184; G06G7/186

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 156 words
The method of selecting integration rate in integrating an electrical wave of input signal which comprises the steps of: chopping the wave at a fixed frequency, applying the chopped wave input signal to an integrating circuit, disconnecting the input signal during a portion of each cycle of the wave by interposing a pulse controlled switch, providing pulse generators of the same frequency as the wave applied to the recorder but of different pulse lengths for controlling the interposed switch selecting the pulse generator controlling the interposed switch according to its pulse length in relation to the strength of the input signal, selecting a pulse generator of greater pulse length for a weaker input signal and a pulse generator of shorter pulse length for a stronger input signal and thereby adjusting the relative time duration of such application per chopping cycle that the electrical wave is applied to the integrating circuit to obtain the desired integration rate.
Claim 2
Independent Claim 156 words
The method of selecting integration rate in integrating an electrical wave of input signal which comprises the steps of: chopping the wave at a fixed frequency, applying the chopped wave input signal to an integrating circuit, disconnecting the input signal during a portion of each cycle of the wave by interposing a pulse controlled switch, providing pulse generators of the same frequency as the wave applied to the recorder but of different pulse lengths for controlling the interposed switch selecting the pulse generator controlling the interposed switch according to its pulse length in relation to the strength of the input signal, selecting a pulse generator of greater pulse length for a weaker input signal and a pulse generator of shorter pulse length for a stronger input signal and thereby adjusting the relative time duration of such application per chopping cycle that the electrical wave is applied to the integrating circuit to obtain the desired integration rate.
Claim 3
Dependent Claim 118 words
An integrating system for an electrical quantity applied to a signal input terminal which comprises: an electrical integrator having an input terminal, a resistor connected in series between the signal input terminal and integrator input terminal, switch means in the form of field effect transistors including a series connected transistor interposed in the connection of said resistor, the series field effect transistor having gate means which control conducting or blocking condition of the series field effect transistor, and means for intermittently opening and closing said switch means at a predetermined rate comprising variable pulse length control circuit means comprising a plurality of monostable multivibrators each with a different pulse-length and with outputs coupled to the transistor gate means.
Claim 4
Dependent Claim 118 words
An integrating system for an electrical quantity applied to a signal input terminal which comprises: an electrical integrator having an input terminal, a resistor connected in series between the signal input terminal and integrator input terminal, switch means in the form of field effect transistors including a series connected transistor interposed in the connection of said resistor, the series field effect transistor having gate means which control conducting or blocking condition of the series field effect transistor, and means for intermittently opening and closing said switch means at a predetermined rate comprising variable pulse length control circuit means comprising a plurality of monostable multivibrators each with a different pulse-length and with outputs coupled to the transistor gate means.

References Cited (Backward Citations)

US3495097A Cited
US3603814A Cited
US3549903A Cited
US3588531A Cited
US3586989A Cited
US3564394A Cited
US3610953A Cited
US3691470A Cited
US3701059A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-03-31 1978-09-30 1979-04-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-03-31 1982-09-30 1983-04-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-03-31 1986-09-30 1987-04-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag